2005-03-08 09:55:34 +01:00
|
|
|
|
/* Main simulator entry points specific to the IQ2000.
|
2018-01-01 05:43:02 +01:00
|
|
|
|
Copyright (C) 2000-2018 Free Software Foundation, Inc.
|
2005-03-08 09:55:34 +01:00
|
|
|
|
Contributed by Cygnus Solutions.
|
|
|
|
|
|
|
|
|
|
This file is part of the GNU simulators.
|
|
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
2007-08-24 16:30:15 +02:00
|
|
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
|
|
|
(at your option) any later version.
|
2005-03-08 09:55:34 +01:00
|
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
2007-08-24 16:30:15 +02:00
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
2005-03-08 09:55:34 +01:00
|
|
|
|
|
|
|
|
|
#include "sim-main.h"
|
|
|
|
|
#ifdef HAVE_STDLIB_H
|
|
|
|
|
#include <stdlib.h>
|
|
|
|
|
#endif
|
|
|
|
|
#include "sim-options.h"
|
|
|
|
|
#include "libiberty.h"
|
|
|
|
|
#include "bfd.h"
|
|
|
|
|
|
|
|
|
|
static void free_state (SIM_DESC);
|
|
|
|
|
|
|
|
|
|
/* Cover function for sim_cgen_disassemble_insn. */
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
iq2000bf_disassemble_insn (SIM_CPU *cpu, const CGEN_INSN *insn,
|
|
|
|
|
const ARGBUF *abuf, IADDR pc, char *buf)
|
|
|
|
|
{
|
|
|
|
|
sim_cgen_disassemble_insn(cpu, insn, abuf, pc, buf);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Cover function of sim_state_free to free the cpu buffers as well. */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
free_state (SIM_DESC sd)
|
|
|
|
|
{
|
|
|
|
|
if (STATE_MODULES (sd) != NULL)
|
|
|
|
|
sim_module_uninstall (sd);
|
|
|
|
|
sim_cpu_free_all (sd);
|
|
|
|
|
sim_state_free (sd);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Create an instance of the simulator. */
|
|
|
|
|
|
|
|
|
|
SIM_DESC
|
|
|
|
|
sim_open (kind, callback, abfd, argv)
|
|
|
|
|
SIM_OPEN_KIND kind;
|
|
|
|
|
host_callback *callback;
|
|
|
|
|
struct bfd *abfd;
|
2016-01-03 07:51:44 +01:00
|
|
|
|
char * const *argv;
|
2005-03-08 09:55:34 +01:00
|
|
|
|
{
|
|
|
|
|
char c;
|
|
|
|
|
int i;
|
|
|
|
|
SIM_DESC sd = sim_state_alloc (kind, callback);
|
|
|
|
|
|
|
|
|
|
/* The cpu data is kept in a separately allocated chunk of memory. */
|
|
|
|
|
if (sim_cpu_alloc_all (sd, 1, cgen_cpu_max_extra_bytes ()) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#if 0 /* FIXME: pc is in mach-specific struct */
|
|
|
|
|
/* FIXME: watchpoints code shouldn't need this */
|
|
|
|
|
{
|
|
|
|
|
SIM_CPU *current_cpu = STATE_CPU (sd, 0);
|
|
|
|
|
STATE_WATCHPOINTS (sd)->pc = &(PC);
|
|
|
|
|
STATE_WATCHPOINTS (sd)->sizeof_pc = sizeof (PC);
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
if (sim_pre_argv_init (sd, argv[0]) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2016-01-04 03:40:34 +01:00
|
|
|
|
/* The parser will print an error message for us, so we silently return. */
|
2005-03-08 09:55:34 +01:00
|
|
|
|
if (sim_parse_args (sd, argv) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Allocate core managed memory. */
|
|
|
|
|
sim_do_commandf (sd, "memory region 0x%lx,0x%lx", IQ2000_INSN_VALUE, IQ2000_INSN_MEM_SIZE);
|
|
|
|
|
sim_do_commandf (sd, "memory region 0x%lx,0x%lx", IQ2000_DATA_VALUE, IQ2000_DATA_MEM_SIZE);
|
|
|
|
|
|
|
|
|
|
/* check for/establish the reference program image */
|
|
|
|
|
if (sim_analyze_program (sd,
|
|
|
|
|
(STATE_PROG_ARGV (sd) != NULL
|
|
|
|
|
? *STATE_PROG_ARGV (sd)
|
|
|
|
|
: NULL),
|
|
|
|
|
abfd) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Establish any remaining configuration options. */
|
|
|
|
|
if (sim_config (sd) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (sim_post_argv_init (sd) != SIM_RC_OK)
|
|
|
|
|
{
|
|
|
|
|
free_state (sd);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Open a copy of the cpu descriptor table. */
|
|
|
|
|
{
|
|
|
|
|
CGEN_CPU_DESC cd = iq2000_cgen_cpu_open_1 (STATE_ARCHITECTURE (sd)->printable_name,
|
|
|
|
|
CGEN_ENDIAN_BIG);
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < MAX_NR_PROCESSORS; ++i)
|
|
|
|
|
{
|
|
|
|
|
SIM_CPU *cpu = STATE_CPU (sd, i);
|
|
|
|
|
CPU_CPU_DESC (cpu) = cd;
|
|
|
|
|
CPU_DISASSEMBLER (cpu) = iq2000bf_disassemble_insn;
|
|
|
|
|
}
|
|
|
|
|
iq2000_cgen_init_dis (cd);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Initialize various cgen things not done by common framework.
|
|
|
|
|
Must be done after iq2000_cgen_cpu_open. */
|
|
|
|
|
cgen_init (sd);
|
|
|
|
|
|
|
|
|
|
return sd;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
SIM_RC
|
|
|
|
|
sim_create_inferior (sd, abfd, argv, envp)
|
|
|
|
|
SIM_DESC sd;
|
|
|
|
|
struct bfd *abfd;
|
2016-01-03 07:51:44 +01:00
|
|
|
|
char * const *argv;
|
|
|
|
|
char * const *envp;
|
2005-03-08 09:55:34 +01:00
|
|
|
|
{
|
|
|
|
|
SIM_CPU *current_cpu = STATE_CPU (sd, 0);
|
|
|
|
|
SIM_ADDR addr;
|
|
|
|
|
|
|
|
|
|
if (abfd != NULL)
|
|
|
|
|
addr = bfd_get_start_address (abfd);
|
|
|
|
|
else
|
|
|
|
|
addr = CPU2INSN(0);
|
|
|
|
|
sim_pc_set (current_cpu, addr);
|
|
|
|
|
|
2015-12-26 13:05:41 +01:00
|
|
|
|
/* Standalone mode (i.e. `run`) will take care of the argv for us in
|
|
|
|
|
sim_open() -> sim_parse_args(). But in debug mode (i.e. 'target sim'
|
|
|
|
|
with `gdb`), we need to handle it because the user can change the
|
|
|
|
|
argv on the fly via gdb's 'run'. */
|
|
|
|
|
if (STATE_PROG_ARGV (sd) != argv)
|
|
|
|
|
{
|
|
|
|
|
freeargv (STATE_PROG_ARGV (sd));
|
|
|
|
|
STATE_PROG_ARGV (sd) = dupargv (argv);
|
|
|
|
|
}
|
2005-03-08 09:55:34 +01:00
|
|
|
|
|
|
|
|
|
return SIM_RC_OK;
|
|
|
|
|
}
|