2004-04-22 23:13:06 +02:00
|
|
|
|
/* Target-dependent code for OpenBSD/powerpc.
|
|
|
|
|
|
|
2005-04-09 13:39:38 +02:00
|
|
|
|
Copyright 2004, 2005 Free Software Foundation, Inc.
|
2004-04-22 23:13:06 +02:00
|
|
|
|
|
|
|
|
|
|
This file is part of GDB.
|
|
|
|
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
|
along with this program; if not, write to the Free Software
|
|
|
|
|
|
Foundation, Inc., 59 Temple Place - Suite 330,
|
|
|
|
|
|
Boston, MA 02111-1307, USA. */
|
|
|
|
|
|
|
|
|
|
|
|
#include "defs.h"
|
|
|
|
|
|
#include "arch-utils.h"
|
2005-04-16 23:37:02 +02:00
|
|
|
|
#include "floatformat.h"
|
2004-04-22 23:13:06 +02:00
|
|
|
|
#include "osabi.h"
|
|
|
|
|
|
#include "regcache.h"
|
|
|
|
|
|
#include "regset.h"
|
2005-04-09 13:39:38 +02:00
|
|
|
|
#include "trad-frame.h"
|
|
|
|
|
|
#include "tramp-frame.h"
|
2004-04-22 23:13:06 +02:00
|
|
|
|
|
2005-04-09 13:39:38 +02:00
|
|
|
|
#include "gdb_assert.h"
|
2004-04-22 23:13:06 +02:00
|
|
|
|
#include "gdb_string.h"
|
|
|
|
|
|
|
|
|
|
|
|
#include "ppc-tdep.h"
|
|
|
|
|
|
#include "ppcobsd-tdep.h"
|
|
|
|
|
|
#include "solib-svr4.h"
|
|
|
|
|
|
|
|
|
|
|
|
/* Register offsets from <machine/reg.h>. */
|
|
|
|
|
|
struct ppc_reg_offsets ppcobsd_reg_offsets;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Core file support. */
|
|
|
|
|
|
|
|
|
|
|
|
/* Supply register REGNUM in the general-purpose register set REGSET
|
|
|
|
|
|
from the buffer specified by GREGS and LEN to register cache
|
|
|
|
|
|
REGCACHE. If REGNUM is -1, do this for all registers in REGSET. */
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
|
ppcobsd_supply_gregset (const struct regset *regset,
|
|
|
|
|
|
struct regcache *regcache, int regnum,
|
|
|
|
|
|
const void *gregs, size_t len)
|
|
|
|
|
|
{
|
* ppc-tdep.h (struct gdbarch_tdep): Change definition of
ppc_fp0_regnum and ppc_fpscr_regnum: if they are -1, then this
processor variant lacks those registers.
(ppc_floating_point_unit_p): Change description to make it clear
that this returns info about the ISA, not the ABI.
* rs6000-tdep.c (ppc_floating_point_unit_p): Decide whether to
return true or false by checking tdep->ppc_fp0_regnum and
tdep->ppc_fpscr_regnum. The original code replicated the BFD
arch/mach switching done in rs6000_gdbarch_init; it's better to
keep that logic there, and just check the results here.
(rs6000_gdbarch_init): On the E500, set tdep->ppc_fp0_regnum and
tdep->ppc_fpscr_regnum to -1 to indicate that we have no
floating-point registers.
(ppc_supply_fpregset, ppc_collect_fpregset)
(rs6000_push_dummy_call, rs6000_extract_return_value)
(rs6000_store_return_value): Assert that we have floating-point
registers.
(rs6000_dwarf2_stab_reg_to_regnum): Add FIXME.
(rs6000_frame_cache): Don't note the locations at which
floating-point registers were saved if we have no fprs.
* aix-thread.c (supply_fprs, fill_fprs): Assert that we have FP
registers.
(fetch_regs_user_thread, fetch_regs_kernel_thread)
(store_regs_user_thread, store_regs_kernel_thread): Only call
supply_fprs / fill_fprs if we actually have floating-point
registers.
(special_register_p): Check ppc_fpscr_regnum before matching
against it.
(supply_sprs64, supply_sprs32, fill_sprs64, fill_sprs32): Don't
supply / collect fpscr if we don't have it.
* ppc-bdm.c: #include "gdb_assert.h".
(bdm_ppc_fetch_registers, bdm_ppc_store_registers): Assert that we
have floating-point registers, since I can't test this code on
FP-free systems to adapt it.
* ppc-linux-nat.c (ppc_register_u_addr): Don't match against the
fpscr and floating point register numbers if they don't exist.
(fetch_register): Assert that we have floating-point registers
before we reach the code that handles them.
(store_register): Same. And use tdep instead of calling
gdbarch_tdep again.
(fill_fpregset): Don't try to collect FP registers and fpscr if we
don't have them.
(ppc_linux_sigtramp_cache): Don't record the saved locations of
fprs and fpscr if we don't have them.
(ppc_linux_supply_fpregset): Don't supply fp regs and fpscr if we
don't have them.
* ppcnbsd-nat.c: #include "gdb_assert.h".
(getfpregs_supplies): Assert that we have floating-point registers.
* ppcnbsd-tdep.c (ppcnbsd_supply_fpreg, ppcnbsd_fill_fpreg): Same.
* ppcobsd-tdep.c: #include "gdb_assert.h".
(ppcobsd_supply_gregset, ppcobsd_collect_gregset): Assert that we
have floating-point registers.
* rs6000-nat.c (regmap): Don't match against the fpscr and
floating point register numbers if they don't exist.
(fetch_inferior_registers, store_inferior_registers,
fetch_core_registers): Only fetch / store / supply the
floating-point registers and the fpscr if we have them.
* Makefile.in (ppc-bdm.o, ppc-linux-nat.o, ppcnbsd-nat.o)
(ppcobsd-tdep.o): Update dependencies.
2004-05-11 06:55:32 +02:00
|
|
|
|
/* FIXME: jimb/2004-05-05: Some PPC variants don't have floating
|
|
|
|
|
|
point registers. Traditionally, GDB's register set has still
|
|
|
|
|
|
listed the floating point registers for such machines, so this
|
|
|
|
|
|
code is harmless. However, the new E500 port actually omits the
|
|
|
|
|
|
floating point registers entirely from the register set --- they
|
|
|
|
|
|
don't even have register numbers assigned to them.
|
|
|
|
|
|
|
|
|
|
|
|
It's not clear to me how best to update this code, so this assert
|
|
|
|
|
|
will alert the first person to encounter the OpenBSD/E500
|
|
|
|
|
|
combination to the problem. */
|
|
|
|
|
|
gdb_assert (ppc_floating_point_unit_p (current_gdbarch));
|
|
|
|
|
|
|
2004-04-22 23:13:06 +02:00
|
|
|
|
ppc_supply_gregset (regset, regcache, regnum, gregs, len);
|
|
|
|
|
|
ppc_supply_fpregset (regset, regcache, regnum, gregs, len);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
/* Collect register REGNUM in the general-purpose register set
|
|
|
|
|
|
REGSET. from register cache REGCACHE into the buffer specified by
|
|
|
|
|
|
GREGS and LEN. If REGNUM is -1, do this for all registers in
|
|
|
|
|
|
REGSET. */
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
|
ppcobsd_collect_gregset (const struct regset *regset,
|
|
|
|
|
|
const struct regcache *regcache, int regnum,
|
|
|
|
|
|
void *gregs, size_t len)
|
|
|
|
|
|
{
|
* ppc-tdep.h (struct gdbarch_tdep): Change definition of
ppc_fp0_regnum and ppc_fpscr_regnum: if they are -1, then this
processor variant lacks those registers.
(ppc_floating_point_unit_p): Change description to make it clear
that this returns info about the ISA, not the ABI.
* rs6000-tdep.c (ppc_floating_point_unit_p): Decide whether to
return true or false by checking tdep->ppc_fp0_regnum and
tdep->ppc_fpscr_regnum. The original code replicated the BFD
arch/mach switching done in rs6000_gdbarch_init; it's better to
keep that logic there, and just check the results here.
(rs6000_gdbarch_init): On the E500, set tdep->ppc_fp0_regnum and
tdep->ppc_fpscr_regnum to -1 to indicate that we have no
floating-point registers.
(ppc_supply_fpregset, ppc_collect_fpregset)
(rs6000_push_dummy_call, rs6000_extract_return_value)
(rs6000_store_return_value): Assert that we have floating-point
registers.
(rs6000_dwarf2_stab_reg_to_regnum): Add FIXME.
(rs6000_frame_cache): Don't note the locations at which
floating-point registers were saved if we have no fprs.
* aix-thread.c (supply_fprs, fill_fprs): Assert that we have FP
registers.
(fetch_regs_user_thread, fetch_regs_kernel_thread)
(store_regs_user_thread, store_regs_kernel_thread): Only call
supply_fprs / fill_fprs if we actually have floating-point
registers.
(special_register_p): Check ppc_fpscr_regnum before matching
against it.
(supply_sprs64, supply_sprs32, fill_sprs64, fill_sprs32): Don't
supply / collect fpscr if we don't have it.
* ppc-bdm.c: #include "gdb_assert.h".
(bdm_ppc_fetch_registers, bdm_ppc_store_registers): Assert that we
have floating-point registers, since I can't test this code on
FP-free systems to adapt it.
* ppc-linux-nat.c (ppc_register_u_addr): Don't match against the
fpscr and floating point register numbers if they don't exist.
(fetch_register): Assert that we have floating-point registers
before we reach the code that handles them.
(store_register): Same. And use tdep instead of calling
gdbarch_tdep again.
(fill_fpregset): Don't try to collect FP registers and fpscr if we
don't have them.
(ppc_linux_sigtramp_cache): Don't record the saved locations of
fprs and fpscr if we don't have them.
(ppc_linux_supply_fpregset): Don't supply fp regs and fpscr if we
don't have them.
* ppcnbsd-nat.c: #include "gdb_assert.h".
(getfpregs_supplies): Assert that we have floating-point registers.
* ppcnbsd-tdep.c (ppcnbsd_supply_fpreg, ppcnbsd_fill_fpreg): Same.
* ppcobsd-tdep.c: #include "gdb_assert.h".
(ppcobsd_supply_gregset, ppcobsd_collect_gregset): Assert that we
have floating-point registers.
* rs6000-nat.c (regmap): Don't match against the fpscr and
floating point register numbers if they don't exist.
(fetch_inferior_registers, store_inferior_registers,
fetch_core_registers): Only fetch / store / supply the
floating-point registers and the fpscr if we have them.
* Makefile.in (ppc-bdm.o, ppc-linux-nat.o, ppcnbsd-nat.o)
(ppcobsd-tdep.o): Update dependencies.
2004-05-11 06:55:32 +02:00
|
|
|
|
/* FIXME: jimb/2004-05-05: Some PPC variants don't have floating
|
|
|
|
|
|
point registers. Traditionally, GDB's register set has still
|
|
|
|
|
|
listed the floating point registers for such machines, so this
|
|
|
|
|
|
code is harmless. However, the new E500 port actually omits the
|
|
|
|
|
|
floating point registers entirely from the register set --- they
|
|
|
|
|
|
don't even have register numbers assigned to them.
|
|
|
|
|
|
|
|
|
|
|
|
It's not clear to me how best to update this code, so this assert
|
|
|
|
|
|
will alert the first person to encounter the OpenBSD/E500
|
|
|
|
|
|
combination to the problem. */
|
|
|
|
|
|
gdb_assert (ppc_floating_point_unit_p (current_gdbarch));
|
|
|
|
|
|
|
2004-04-22 23:13:06 +02:00
|
|
|
|
ppc_collect_gregset (regset, regcache, regnum, gregs, len);
|
|
|
|
|
|
ppc_collect_fpregset (regset, regcache, regnum, gregs, len);
|
|
|
|
|
|
}
|
|
|
|
|
|
|
2005-04-16 23:08:21 +02:00
|
|
|
|
/* OpenBSD/powerpc register set. */
|
2004-04-22 23:13:06 +02:00
|
|
|
|
|
|
|
|
|
|
struct regset ppcobsd_gregset =
|
|
|
|
|
|
{
|
|
|
|
|
|
&ppcobsd_reg_offsets,
|
|
|
|
|
|
ppcobsd_supply_gregset
|
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
/* Return the appropriate register set for the core section identified
|
|
|
|
|
|
by SECT_NAME and SECT_SIZE. */
|
|
|
|
|
|
|
|
|
|
|
|
static const struct regset *
|
|
|
|
|
|
ppcobsd_regset_from_core_section (struct gdbarch *gdbarch,
|
|
|
|
|
|
const char *sect_name, size_t sect_size)
|
|
|
|
|
|
{
|
|
|
|
|
|
if (strcmp (sect_name, ".reg") == 0 && sect_size >= 412)
|
|
|
|
|
|
return &ppcobsd_gregset;
|
|
|
|
|
|
|
|
|
|
|
|
return NULL;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
2005-04-09 13:39:38 +02:00
|
|
|
|
/* Signal trampolines. */
|
|
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
|
ppcobsd_sigtramp_cache_init (const struct tramp_frame *self,
|
|
|
|
|
|
struct frame_info *next_frame,
|
|
|
|
|
|
struct trad_frame_cache *this_cache,
|
|
|
|
|
|
CORE_ADDR func)
|
|
|
|
|
|
{
|
|
|
|
|
|
struct gdbarch *gdbarch = get_frame_arch (next_frame);
|
|
|
|
|
|
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
|
|
|
|
|
|
CORE_ADDR addr, base;
|
|
|
|
|
|
int i;
|
|
|
|
|
|
|
|
|
|
|
|
base = frame_unwind_register_unsigned (next_frame, SP_REGNUM);
|
|
|
|
|
|
addr = base + 0x18 + 2 * tdep->wordsize;
|
|
|
|
|
|
for (i = 0; i < ppc_num_gprs; i++, addr += tdep->wordsize)
|
|
|
|
|
|
{
|
|
|
|
|
|
int regnum = i + tdep->ppc_gp0_regnum;
|
|
|
|
|
|
trad_frame_set_reg_addr (this_cache, regnum, addr);
|
|
|
|
|
|
}
|
|
|
|
|
|
trad_frame_set_reg_addr (this_cache, tdep->ppc_lr_regnum, addr);
|
|
|
|
|
|
addr += tdep->wordsize;
|
|
|
|
|
|
trad_frame_set_reg_addr (this_cache, tdep->ppc_cr_regnum, addr);
|
|
|
|
|
|
addr += tdep->wordsize;
|
|
|
|
|
|
trad_frame_set_reg_addr (this_cache, tdep->ppc_xer_regnum, addr);
|
|
|
|
|
|
addr += tdep->wordsize;
|
|
|
|
|
|
trad_frame_set_reg_addr (this_cache, tdep->ppc_ctr_regnum, addr);
|
|
|
|
|
|
addr += tdep->wordsize;
|
|
|
|
|
|
trad_frame_set_reg_addr (this_cache, PC_REGNUM, addr); /* SRR0? */
|
|
|
|
|
|
addr += tdep->wordsize;
|
|
|
|
|
|
|
|
|
|
|
|
/* Construct the frame ID using the function start. */
|
|
|
|
|
|
trad_frame_set_id (this_cache, frame_id_build (base, func));
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
static const struct tramp_frame ppcobsd_sigtramp =
|
|
|
|
|
|
{
|
|
|
|
|
|
SIGTRAMP_FRAME,
|
|
|
|
|
|
4,
|
|
|
|
|
|
{
|
|
|
|
|
|
{ 0x3821fff0, -1 }, /* add r1,r1,-16 */
|
|
|
|
|
|
{ 0x4e800021, -1 }, /* blrl */
|
|
|
|
|
|
{ 0x38610018, -1 }, /* addi r3,r1,24 */
|
|
|
|
|
|
{ 0x38000067, -1 }, /* li r0,103 */
|
|
|
|
|
|
{ 0x44000002, -1 }, /* sc */
|
|
|
|
|
|
{ 0x38000001, -1 }, /* li r0,1 */
|
|
|
|
|
|
{ 0x44000002, -1 }, /* sc */
|
|
|
|
|
|
{ TRAMP_SENTINEL_INSN, -1 }
|
|
|
|
|
|
},
|
|
|
|
|
|
ppcobsd_sigtramp_cache_init
|
|
|
|
|
|
};
|
|
|
|
|
|
|
2005-04-16 23:08:21 +02:00
|
|
|
|
|
2004-04-22 23:13:06 +02:00
|
|
|
|
static void
|
|
|
|
|
|
ppcobsd_init_abi (struct gdbarch_info info, struct gdbarch *gdbarch)
|
|
|
|
|
|
{
|
2005-04-16 23:37:02 +02:00
|
|
|
|
/* OpenBSD doesn't support the 128-bit `long double' from the psABI. */
|
|
|
|
|
|
set_gdbarch_long_double_bit (gdbarch, 64);
|
|
|
|
|
|
set_gdbarch_long_double_format (gdbarch, &floatformat_ieee_double_big);
|
|
|
|
|
|
|
2005-04-22 22:29:14 +02:00
|
|
|
|
/* OpenBSD currently uses a broken GCC. */
|
|
|
|
|
|
set_gdbarch_return_value (gdbarch, ppc_sysv_abi_broken_return_value);
|
|
|
|
|
|
|
2004-04-22 23:13:06 +02:00
|
|
|
|
/* OpenBSD uses SVR4-style shared libraries. */
|
|
|
|
|
|
set_solib_svr4_fetch_link_map_offsets
|
|
|
|
|
|
(gdbarch, svr4_ilp32_fetch_link_map_offsets);
|
|
|
|
|
|
|
|
|
|
|
|
set_gdbarch_regset_from_core_section
|
|
|
|
|
|
(gdbarch, ppcobsd_regset_from_core_section);
|
2005-04-09 13:39:38 +02:00
|
|
|
|
|
|
|
|
|
|
tramp_frame_prepend_unwinder (gdbarch, &ppcobsd_sigtramp);
|
2004-04-22 23:13:06 +02:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* OpenBSD uses uses the traditional NetBSD core file format, even for
|
|
|
|
|
|
ports that use ELF. */
|
|
|
|
|
|
#define GDB_OSABI_NETBSD_CORE GDB_OSABI_OPENBSD_ELF
|
|
|
|
|
|
|
|
|
|
|
|
static enum gdb_osabi
|
|
|
|
|
|
ppcobsd_core_osabi_sniffer (bfd *abfd)
|
|
|
|
|
|
{
|
|
|
|
|
|
if (strcmp (bfd_get_target (abfd), "netbsd-core") == 0)
|
|
|
|
|
|
return GDB_OSABI_NETBSD_CORE;
|
|
|
|
|
|
|
|
|
|
|
|
return GDB_OSABI_UNKNOWN;
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Provide a prototype to silence -Wmissing-prototypes. */
|
|
|
|
|
|
void _initialize_ppcobsd_tdep (void);
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
|
_initialize_ppcobsd_tdep (void)
|
|
|
|
|
|
{
|
|
|
|
|
|
/* BFD doesn't set a flavour for NetBSD style a.out core files. */
|
|
|
|
|
|
gdbarch_register_osabi_sniffer (bfd_arch_powerpc, bfd_target_unknown_flavour,
|
|
|
|
|
|
ppcobsd_core_osabi_sniffer);
|
|
|
|
|
|
|
2005-04-16 23:08:21 +02:00
|
|
|
|
gdbarch_register_osabi (bfd_arch_rs6000, 0, GDB_OSABI_OPENBSD_ELF,
|
|
|
|
|
|
ppcobsd_init_abi);
|
2004-04-22 23:13:06 +02:00
|
|
|
|
gdbarch_register_osabi (bfd_arch_powerpc, 0, GDB_OSABI_OPENBSD_ELF,
|
|
|
|
|
|
ppcobsd_init_abi);
|
|
|
|
|
|
|
|
|
|
|
|
/* Avoid initializing the register offsets again if they were
|
|
|
|
|
|
already initailized by ppcobsd-nat.c. */
|
|
|
|
|
|
if (ppcobsd_reg_offsets.pc_offset == 0)
|
|
|
|
|
|
{
|
|
|
|
|
|
/* General-purpose registers. */
|
|
|
|
|
|
ppcobsd_reg_offsets.r0_offset = 0;
|
|
|
|
|
|
ppcobsd_reg_offsets.pc_offset = 384;
|
|
|
|
|
|
ppcobsd_reg_offsets.ps_offset = 388;
|
|
|
|
|
|
ppcobsd_reg_offsets.cr_offset = 392;
|
|
|
|
|
|
ppcobsd_reg_offsets.lr_offset = 396;
|
|
|
|
|
|
ppcobsd_reg_offsets.ctr_offset = 400;
|
|
|
|
|
|
ppcobsd_reg_offsets.xer_offset = 404;
|
|
|
|
|
|
ppcobsd_reg_offsets.mq_offset = 408;
|
|
|
|
|
|
|
|
|
|
|
|
/* Floating-point registers. */
|
|
|
|
|
|
ppcobsd_reg_offsets.f0_offset = 128;
|
|
|
|
|
|
ppcobsd_reg_offsets.fpscr_offset = -1;
|
|
|
|
|
|
|
|
|
|
|
|
/* AltiVec registers. */
|
|
|
|
|
|
ppcobsd_reg_offsets.vr0_offset = 0;
|
|
|
|
|
|
ppcobsd_reg_offsets.vscr_offset = 512;
|
|
|
|
|
|
ppcobsd_reg_offsets.vrsave_offset = 520;
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|