45 lines
1.2 KiB
Plaintext
45 lines
1.2 KiB
Plaintext
|
/* M32R target configuration file. -*- C -*- */
|
||
|
|
|
||
|
|
#ifndef M32R_TCONFIG_H
|
||
|
|
#define M32R_TCONFIG_H
|
||
|
|
|
||
|
|
/* Define this if the simulator can vary the size of memory.
|
||
|
|
See the xxx simulator for an example.
|
||
|
|
This enables the `-m size' option.
|
||
|
|
The memory size is stored in STATE_MEM_SIZE. */
|
||
|
|
/* Not used for M32R since we use the memory module. */
|
||
|
|
/* #define SIM_HAVE_MEM_SIZE */
|
||
|
|
|
||
|
|
/* See sim-hload.c. We properly handle LMA. */
|
||
|
|
#define SIM_HANDLES_LMA 1
|
||
|
|
|
||
|
|
/* For MSPR support. FIXME: revisit. */
|
||
|
|
#define WITH_DEVICES 1
|
||
|
|
|
||
|
|
/* FIXME: Revisit. */
|
||
|
|
#ifdef HAVE_DV_SOCKSER
|
||
|
|
MODULE_INSTALL_FN dv_sockser_install;
|
||
|
|
#define MODULE_LIST dv_sockser_install,
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#if 0
|
||
|
|
/* Enable watchpoints. */
|
||
|
|
#define WITH_WATCHPOINTS 1
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* Define this to enable the intrinsic breakpoint mechanism. */
|
||
|
|
/* FIXME: may be able to remove SIM_HAVE_BREAKPOINT since it essentially
|
||
|
|
duplicates ifdef SIM_BREAKPOINT (right?) */
|
||
|
|
#if 0
|
||
|
|
#define SIM_HAVE_BREAKPOINTS
|
||
|
|
#define SIM_BREAKPOINT { 0x10, 0xf1 }
|
||
|
|
#define SIM_BREAKPOINT_SIZE 2
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* This is a global setting. Different cpu families can't mix-n-match -scache
|
||
|
|
and -pbb. However some cpu families may use -simple while others use
|
||
|
|
one of -scache/-pbb. */
|
||
|
|
#define WITH_SCACHE_PBB 1
|
||
|
|
|
||
|
|
#endif /* M32R_TCONFIG_H */
|