1996-08-02 02:23:31 +02:00
|
|
|
#include <stdio.h>
|
|
|
|
#include <ctype.h>
|
|
|
|
#include "ansidecl.h"
|
|
|
|
#include "opcode/d10v.h"
|
|
|
|
|
|
|
|
/* FIXME: host defines */
|
|
|
|
typedef unsigned char uint8;
|
|
|
|
typedef unsigned short uint16;
|
|
|
|
typedef unsigned int uint32;
|
|
|
|
typedef signed char int8;
|
|
|
|
typedef signed short int16;
|
|
|
|
typedef signed int int32;
|
|
|
|
typedef signed long long int64;
|
|
|
|
|
|
|
|
/* FIXME: D10V defines */
|
|
|
|
typedef uint16 reg_t;
|
|
|
|
|
|
|
|
struct simops
|
|
|
|
{
|
|
|
|
long opcode;
|
|
|
|
long mask;
|
|
|
|
int format;
|
|
|
|
int cycles;
|
|
|
|
int unit;
|
|
|
|
int exec_type;
|
|
|
|
void (*func)();
|
|
|
|
int numops;
|
|
|
|
int operands[9];
|
|
|
|
};
|
|
|
|
|
|
|
|
struct _state
|
|
|
|
{
|
|
|
|
reg_t regs[16]; /* general-purpose registers */
|
1996-08-27 03:32:48 +02:00
|
|
|
reg_t cregs[16]; /* control registers */
|
1996-08-02 02:23:31 +02:00
|
|
|
int64 a[2]; /* accumulators */
|
|
|
|
uint8 SM;
|
|
|
|
uint8 EA;
|
|
|
|
uint8 DB;
|
|
|
|
uint8 IE;
|
|
|
|
uint8 RP;
|
|
|
|
uint8 MD;
|
|
|
|
uint8 FX;
|
|
|
|
uint8 ST;
|
|
|
|
uint8 F0;
|
|
|
|
uint8 F1;
|
|
|
|
uint8 C;
|
|
|
|
uint8 exe;
|
|
|
|
uint8 *imem;
|
|
|
|
uint8 *dmem;
|
1996-08-27 03:32:48 +02:00
|
|
|
int exception;
|
1996-08-02 02:23:31 +02:00
|
|
|
} State;
|
|
|
|
|
|
|
|
extern uint16 OP[4];
|
|
|
|
extern struct simops Simops[];
|
|
|
|
|
|
|
|
#define PC (State.cregs[2])
|
|
|
|
#define PSW (State.cregs[0])
|
|
|
|
#define BPSW (State.cregs[1])
|
|
|
|
#define BPC (State.cregs[3])
|
|
|
|
#define RPT_C (State.cregs[7])
|
|
|
|
#define RPT_S (State.cregs[8])
|
|
|
|
#define RPT_E (State.cregs[9])
|
|
|
|
#define MOD_S (State.cregs[10])
|
|
|
|
#define MOD_E (State.cregs[11])
|
|
|
|
#define IBA (State.cregs[14])
|
|
|
|
|
|
|
|
#define SEXT3(x) ((((x)&0x7)^(~3))+4)
|
|
|
|
|
|
|
|
/* sign-extend a 4-bit number */
|
|
|
|
#define SEXT4(x) ((((x)&0xf)^(~7))+8)
|
|
|
|
|
|
|
|
/* sign-extend an 8-bit number */
|
|
|
|
#define SEXT8(x) ((((x)&0xff)^(~0x7f))+0x80)
|
|
|
|
|
|
|
|
/* sign-extend a 16-bit number */
|
|
|
|
#define SEXT16(x) ((((x)&0xffff)^(~0x7fff))+0x8000)
|
|
|
|
|
1996-08-27 03:32:48 +02:00
|
|
|
/* sign-extend a 32-bit number */
|
|
|
|
#define SEXT32(x) ((((x)&0xffffffffLL)^(~0x7fffffffLL))+0x80000000LL)
|
|
|
|
|
1996-08-03 02:45:58 +02:00
|
|
|
/* sign extend a 40 bit number */
|
|
|
|
#define SEXT40(x) ((((x)&0xffffffffffLL)^(~0x7fffffffffLL))+0x8000000000LL)
|
|
|
|
|
1996-08-02 02:23:31 +02:00
|
|
|
#define MAX32 0x7fffffffLL
|
|
|
|
#define MIN32 0xff80000000LL
|
|
|
|
#define MASK32 0xffffffffLL
|
|
|
|
#define MASK40 0xffffffffffLL
|
|
|
|
|
1996-08-27 03:32:48 +02:00
|
|
|
#define INC_ADDR(x,i) x = ((State.MD && x == MOD_E) ? MOD_S : (x)+(i))
|
|
|
|
|
1996-08-02 02:23:31 +02:00
|
|
|
#define RB(x) (*((uint8 *)((x)+State.imem)))
|
1996-08-03 02:45:58 +02:00
|
|
|
#define SB(addr,data) ( RB(addr) = (data & 0xff))
|
1996-08-02 02:23:31 +02:00
|
|
|
|
|
|
|
#ifdef WORDS_BIGENDIAN
|
|
|
|
|
|
|
|
#define RW(x) (*((uint16 *)((x)+State.imem)))
|
|
|
|
#define RLW(x) (*((uint32 *)((x)+State.imem)))
|
|
|
|
#define SW(addr,data) RW(addr)=data
|
|
|
|
|
|
|
|
#else
|
|
|
|
|
|
|
|
uint32 get_longword_swap PARAMS ((uint16 x));
|
|
|
|
uint16 get_word_swap PARAMS ((uint16 x));
|
|
|
|
void write_word_swap PARAMS ((uint16 addr, uint16 data));
|
|
|
|
#define SW(addr,data) write_word_swap(addr,data)
|
|
|
|
#define RW(x) get_word_swap(x)
|
|
|
|
#define RLW(x) get_longword_swap(x)
|
|
|
|
|
|
|
|
#endif /* not WORDS_BIGENDIAN */
|