OpenE2K
/
binutils-gdb
12
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

2002-06-07 Chris Demetriou <cgd@broadcom.com> 

* cp1.c: Clean up formatting of a few comments.
	(value_fpr): Reformat switch statement.
This commit is contained in:
Chris Demetriou 2002-06-07 16:43:19 +00:00
parent 91a106e65e
commit 196496eda0
2 changed files with 12 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
sim/mips/ChangeLog
View File

@ -1,3 +1,8 @@
2002-06-07 Chris Demetriou <cgd@broadcom.com>
* cp1.c: Clean up formatting of a few comments.
(value_fpr): Reformat switch statement.
2002-06-06 Chris Demetriou <cgd@broadcom.com> 2002-06-06 Chris Demetriou <cgd@broadcom.com>
Ed Satterthwaite <ehs@broadcom.com> Ed Satterthwaite <ehs@broadcom.com>

28
sim/mips/cp1.c
View File

@ -127,25 +127,11 @@ value_fpr (sim_cpu *cpu,
/* Set QNaN value: */ /* Set QNaN value: */
switch (fmt) switch (fmt)
{ {
case fmt_single: case fmt_single: value = FPQNaN_SINGLE; break;
value = FPQNaN_SINGLE; case fmt_double: value = FPQNaN_DOUBLE; break;
break; case fmt_word: value = FPQNaN_WORD; break;
case fmt_long: value = FPQNaN_LONG; break;
case fmt_double: default: err = -1; break;
value = FPQNaN_DOUBLE;
break;
case fmt_word:
value = FPQNaN_WORD;
break;
case fmt_long:
value = FPQNaN_LONG;
break;
default:
err = -1;
break;
} }
} }
else if (SizeFGR () == 64) else if (SizeFGR () == 64)
@ -182,7 +168,7 @@ value_fpr (sim_cpu *cpu,
case fmt_long: case fmt_long:
if ((fpr & 1) == 0) if ((fpr & 1) == 0)
{ {
/* even registers only */ /* Even registers numbers only. */
#ifdef DEBUG #ifdef DEBUG
printf ("DBG: ValueFPR: FGR[%d] = %s, FGR[%d] = %s\n", printf ("DBG: ValueFPR: FGR[%d] = %s, FGR[%d] = %s\n",
fpr + 1, pr_uword64 ((uword64) FGR[fpr+1]), fpr + 1, pr_uword64 ((uword64) FGR[fpr+1]),
@ -280,7 +266,7 @@ store_fpr (sim_cpu *cpu,
case fmt_long: case fmt_long:
if ((fpr & 1) == 0) if ((fpr & 1) == 0)
{ {
/* even register number only */ /* Even register numbers only. */
FGR[fpr+1] = (value >> 32); FGR[fpr+1] = (value >> 32);
FGR[fpr] = (value & 0xFFFFFFFF); FGR[fpr] = (value & 0xFFFFFFFF);
FPR_STATE[fpr + 1] = fmt; FPR_STATE[fpr + 1] = fmt;