* ppc-dis.c (powerpc_dialect): Handle "-Mpower5".
(print_ppc_disassembler_options): Document it. * ppc-opc.c (SCV_LEV): Define. (LEV): Allow optional operand. (POWER5): Define. (powerpc_opcodes): Extend "sc". Adjust "svc" and "svcl". Add "hrfid", "popcntb", "fsqrtes", "fsqrtes.", "fre" and "fre.".
This commit is contained in:
Alan Modra
parent
f4411256d5
commit
1ed8e1e4fb
|
|
@ -1,3 +1,13 @@
|
|||
2005-05-19 Anton Blanchard <anton@samba.org>
|
||||
|
||||
* ppc-dis.c (powerpc_dialect): Handle "-Mpower5".
|
||||
(print_ppc_disassembler_options): Document it.
|
||||
* ppc-opc.c (SVC_LEV): Define.
|
||||
(LEV): Allow optional operand.
|
||||
(POWER5): Define.
|
||||
(powerpc_opcodes): Extend "sc". Adjust "svc" and "svcl". Add
|
||||
"hrfid", "popcntb", "fsqrtes", "fsqrtes.", "fre" and "fre.".
|
||||
|
||||
2005-05-19 Kelley Cook <kcook@gcc.gnu.org>
|
||||
|
||||
* Makefile.in: Regenerate.
|
||||
|
|
|
|||
|
|
@ -71,6 +71,10 @@ powerpc_dialect (struct disassemble_info *info)
|
|||
&& strstr (info->disassembler_options, "power4") != NULL)
|
||||
dialect |= PPC_OPCODE_POWER4;
|
||||
|
||||
if (info->disassembler_options
|
||||
&& strstr (info->disassembler_options, "power5") != NULL)
|
||||
dialect |= PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5;
|
||||
|
||||
if (info->disassembler_options
|
||||
&& strstr (info->disassembler_options, "any") != NULL)
|
||||
dialect |= PPC_OPCODE_ANY;
|
||||
|
|
@ -302,6 +306,7 @@ the -M switch:\n");
|
|||
fprintf (stream, " e500|e500x2 Disassemble the e500 instructions\n");
|
||||
fprintf (stream, " efs Disassemble the EFS instructions\n");
|
||||
fprintf (stream, " power4 Disassemble the Power4 instructions\n");
|
||||
fprintf (stream, " power5 Disassemble the Power5 instructions\n");
|
||||
fprintf (stream, " 32 Do not disassemble 64-bit instructions\n");
|
||||
fprintf (stream, " 64 Allow disassembly of 64-bit instructions\n");
|
||||
}
|
||||
|
|
|
|||
|
|
@ -304,10 +304,14 @@ const struct powerpc_operand powerpc_operands[] =
|
|||
#define L FXM4 + 1
|
||||
{ 1, 21, NULL, NULL, PPC_OPERAND_OPTIONAL },
|
||||
|
||||
/* The LEV field in a POWER SC form instruction. */
|
||||
#define LEV L + 1
|
||||
/* The LEV field in a POWER SVC form instruction. */
|
||||
#define SVC_LEV L + 1
|
||||
{ 7, 5, NULL, NULL, 0 },
|
||||
|
||||
/* The LEV field in an SC form instruction. */
|
||||
#define LEV SVC_LEV + 1
|
||||
{ 7, 5, NULL, NULL, PPC_OPERAND_OPTIONAL },
|
||||
|
||||
/* The LI field in an I form instruction. The lower two bits are
|
||||
forced to zero. */
|
||||
#define LI LEV + 1
|
||||
|
|
@ -1818,6 +1822,7 @@ extract_tbr (unsigned long insn,
|
|||
#define PPCCOM PPC_OPCODE_PPC | PPC_OPCODE_COMMON
|
||||
#define NOPOWER4 PPC_OPCODE_NOPOWER4 | PPCCOM
|
||||
#define POWER4 PPC_OPCODE_POWER4
|
||||
#define POWER5 PPC_OPCODE_POWER5
|
||||
#define PPC32 PPC_OPCODE_32 | PPC_OPCODE_PPC
|
||||
#define PPC64 PPC_OPCODE_64 | PPC_OPCODE_PPC
|
||||
#define PPC403 PPC_OPCODE_403
|
||||
|
|
@ -2749,9 +2754,9 @@ const struct powerpc_opcode powerpc_opcodes[] = {
|
|||
{ "bcla+", B(16,1,1), B_MASK, PPCCOM, { BOE, BI, BDPA } },
|
||||
{ "bcla", B(16,1,1), B_MASK, COM, { BO, BI, BDA } },
|
||||
|
||||
{ "sc", SC(17,1,0), 0xffffffff, PPC, { 0 } },
|
||||
{ "svc", SC(17,0,0), SC_MASK, POWER, { LEV, FL1, FL2 } },
|
||||
{ "svcl", SC(17,0,1), SC_MASK, POWER, { LEV, FL1, FL2 } },
|
||||
{ "sc", SC(17,1,0), SC_MASK, PPC, { LEV } },
|
||||
{ "svc", SC(17,0,0), SC_MASK, POWER, { SVC_LEV, FL1, FL2 } },
|
||||
{ "svcl", SC(17,0,1), SC_MASK, POWER, { SVC_LEV, FL1, FL2 } },
|
||||
{ "svca", SC(17,1,0), SC_MASK, PWRCOM, { SV } },
|
||||
{ "svcla", SC(17,1,1), SC_MASK, POWER, { SV } },
|
||||
|
||||
|
|
@ -3008,6 +3013,8 @@ const struct powerpc_opcode powerpc_opcodes[] = {
|
|||
|
||||
{ "crand", XL(19,257), XL_MASK, COM, { BT, BA, BB } },
|
||||
|
||||
{ "hrfid", XL(19,274), 0xffffffff, POWER5, { 0 } },
|
||||
|
||||
{ "crset", XL(19,289), XL_MASK, PPCCOM, { BT, BAT, BBA } },
|
||||
{ "creqv", XL(19,289), XL_MASK, COM, { BT, BA, BB } },
|
||||
|
||||
|
|
@ -3435,6 +3442,8 @@ const struct powerpc_opcode powerpc_opcodes[] = {
|
|||
|
||||
{ "lbzux", X(31,119), X_MASK, COM, { RT, RAL, RB } },
|
||||
|
||||
{ "popcntb", X(31,122), XRB_MASK, POWER5, { RA, RS } },
|
||||
|
||||
{ "not", XRC(31,124,0), X_MASK, COM, { RA, RS, RBS } },
|
||||
{ "nor", XRC(31,124,0), X_MASK, COM, { RA, RS, RB } },
|
||||
{ "not.", XRC(31,124,1), X_MASK, COM, { RA, RS, RBS } },
|
||||
|
|
@ -4512,6 +4521,9 @@ const struct powerpc_opcode powerpc_opcodes[] = {
|
|||
{ "fmuls", A(59,25,0), AFRB_MASK, PPC, { FRT, FRA, FRC } },
|
||||
{ "fmuls.", A(59,25,1), AFRB_MASK, PPC, { FRT, FRA, FRC } },
|
||||
|
||||
{ "fsqrtes", A(59,26,0), AFRAFRC_MASK, POWER5, { FRT, FRB } },
|
||||
{ "fsqrtes.", A(59,26,1), AFRAFRC_MASK, POWER5, { FRT, FRB } },
|
||||
|
||||
{ "fmsubs", A(59,28,0), A_MASK, PPC, { FRT,FRA,FRC,FRB } },
|
||||
{ "fmsubs.", A(59,28,1), A_MASK, PPC, { FRT,FRA,FRC,FRB } },
|
||||
|
||||
|
|
@ -4583,6 +4595,9 @@ const struct powerpc_opcode powerpc_opcodes[] = {
|
|||
{ "fsel", A(63,23,0), A_MASK, PPC, { FRT,FRA,FRC,FRB } },
|
||||
{ "fsel.", A(63,23,1), A_MASK, PPC, { FRT,FRA,FRC,FRB } },
|
||||
|
||||
{ "fre", A(63,24,0), AFRAFRC_MASK, POWER5, { FRT, FRB } },
|
||||
{ "fre.", A(63,24,1), AFRAFRC_MASK, POWER5, { FRT, FRB } },
|
||||
|
||||
{ "fmul", A(63,25,0), AFRB_MASK, PPCCOM, { FRT, FRA, FRC } },
|
||||
{ "fm", A(63,25,0), AFRB_MASK, PWRCOM, { FRT, FRA, FRC } },
|
||||
{ "fmul.", A(63,25,1), AFRB_MASK, PPCCOM, { FRT, FRA, FRC } },
|
||||
|
|
|
|||
Loading…
Reference in New Issue