x86: consolidate tracking of MMX register use
Just like for XMM/YMM/ZMM don't key this to any Cpu* flags. Instead include the two special insns (not having register operands) explicitly.
This commit is contained in:
parent
77ad80922b
commit
319ff62c8a
|
@ -1,3 +1,8 @@
|
|||
2019-12-04 Jan Beulich <jbeulich@suse.com>
|
||||
|
||||
* config/tc-i386.c (output_insn): Don't consider Cpu* settings
|
||||
when setting GNU_PROPERTY_X86_FEATURE_2_MMX.
|
||||
|
||||
2019-12-04 Jan Beulich <jbeulich@suse.com>
|
||||
|
||||
* testsuite/gas/i386/movdir.s: Add Intel syntax case with
|
||||
|
|
|
@ -8259,15 +8259,9 @@ output_insn (void)
|
|||
|| i.tm.cpu_flags.bitfield.cpu687
|
||||
|| i.tm.cpu_flags.bitfield.cpufisttp)
|
||||
x86_feature_2_used |= GNU_PROPERTY_X86_FEATURE_2_X87;
|
||||
/* Don't set GNU_PROPERTY_X86_FEATURE_2_MMX for prefetchtXXX nor
|
||||
Xfence instructions. */
|
||||
if (i.tm.base_opcode != 0xf18
|
||||
&& i.tm.base_opcode != 0xf0d
|
||||
&& i.tm.base_opcode != 0xfaef8
|
||||
&& (i.has_regmmx
|
||||
|| i.tm.cpu_flags.bitfield.cpummx
|
||||
|| i.tm.cpu_flags.bitfield.cpua3dnow
|
||||
|| i.tm.cpu_flags.bitfield.cpua3dnowa))
|
||||
if (i.has_regmmx
|
||||
|| i.tm.base_opcode == 0xf77 /* emms */
|
||||
|| i.tm.base_opcode == 0xf0e /* femms */)
|
||||
x86_feature_2_used |= GNU_PROPERTY_X86_FEATURE_2_MMX;
|
||||
if (i.has_regxmm)
|
||||
x86_feature_2_used |= GNU_PROPERTY_X86_FEATURE_2_XMM;
|
||||
|
|
Loading…
Reference in New Issue