Reverse operands order in store co-processor instructions.
This commit is contained in:
parent
23d83918d2
commit
4f399f1811
|
@ -22,13 +22,13 @@ Disassembly of section .text:
|
||||||
10: 11 30 38 34 ldcr \$0x1, r3, c8
|
10: 11 30 38 34 ldcr \$0x1, r3, c8
|
||||||
|
|
||||||
00000014 <stcr>:
|
00000014 <stcr>:
|
||||||
14: 12 30 4b 35 stcr \$0x2, r4, c11
|
14: 12 30 b4 35 stcr \$0x2, c11, r4
|
||||||
|
|
||||||
00000018 <ldcsr>:
|
00000018 <ldcsr>:
|
||||||
18: 14 30 6c 36 ldcsr \$0x4, r6, cs12
|
18: 14 30 6c 36 ldcsr \$0x4, r6, cs12
|
||||||
|
|
||||||
0000001c <stcsr>:
|
0000001c <stcsr>:
|
||||||
1c: 17 30 dd 37 stcsr \$0x7, r13, cs13
|
1c: 17 30 ad 37 stcsr \$0x7, cs10, r13
|
||||||
|
|
||||||
00000020 <loadmcr>:
|
00000020 <loadmcr>:
|
||||||
20: 13 31 01 30 loadmcr \$0x3, r1, {c2,c3,c5}
|
20: 13 31 01 30 loadmcr \$0x3, r1, {c2,c3,c5}
|
||||||
|
|
|
@ -26,7 +26,7 @@ ldcr $1, r3, c8
|
||||||
|
|
||||||
.global stcr
|
.global stcr
|
||||||
stcr:
|
stcr:
|
||||||
stcr $2, r4, c11
|
stcr $2, c11, r4
|
||||||
|
|
||||||
.global ldcsr
|
.global ldcsr
|
||||||
ldcsr:
|
ldcsr:
|
||||||
|
@ -34,7 +34,7 @@ ldcsr $4, r6, cs12
|
||||||
|
|
||||||
.global stcsr
|
.global stcsr
|
||||||
stcsr:
|
stcsr:
|
||||||
stcsr $7, r13, cs13
|
stcsr $7, cs10, r13
|
||||||
|
|
||||||
.global loadmcr
|
.global loadmcr
|
||||||
loadmcr:
|
loadmcr:
|
||||||
|
|
Loading…
Reference in New Issue