OpenE2K
/
binutils-gdb
12
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Fix build failure for microblaze-xilinx-linux. 

* microblaze-linux-tdep.c:
	microblaze_linux_memory_remove_breakpoint(): Add gdbarch to param,
	replace frame_pc_unwind with get_frame_address_in_block.
	* microblaze-tdep.c: Remove MICROBLAZE_REGISTER_SIZE.
	* microblaze-tdep.h: Add MICROBLAZE_REGISTER_SIZE.
This commit is contained in:
Michael Eager 2009-10-16 23:21:23 +00:00
parent 1f596238d5
commit 6254b3e32d
4 changed files with 15 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
gdb/ChangeLog
View File

@ -1,3 +1,11 @@
2009-10-16 Michael Eager <eager@eagercon.com>
* microblaze-linux-tdep.c:
microblaze_linux_memory_remove_breakpoint(): Add gdbarch to param,
replace frame_pc_unwind with get_frame_address_in_block.
* microblaze-tdep.c: Remove MICROBLAZE_REGISTER_SIZE.
* microblaze-tdep.h: Add MICROBLAZE_REGISTER_SIZE.
2008-10-15 Steven G. Kargl <kargl@gcc.gnu.org>
* amd64fbsd-nat.c (amd64fbsd_supply_pcb): Conditionally compile in

7
gdb/microblaze-linux-tdep.c
View File

@ -38,7 +38,8 @@
static int
microblaze_linux_memory_remove_breakpoint (struct bp_target_info *bp_tgt)
microblaze_linux_memory_remove_breakpoint (struct gdbarch *gdbarch,
struct bp_target_info *bp_tgt)
{
CORE_ADDR addr = bp_tgt->placed_address;
const gdb_byte *bp;
@ -74,8 +75,8 @@ microblaze_linux_sigtramp_cache (struct frame_info *next_frame,
struct gdbarch *gdbarch = get_frame_arch (next_frame);
struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
base = frame_unwind_register_unsigned (next_frame, SP_REGNUM);
if (bias > 0 && frame_pc_unwind (next_frame) != func)
base = frame_unwind_register_unsigned (next_frame, MICROBLAZE_SP_REGNUM);
if (bias > 0 && get_frame_address_in_block (next_frame) != func)
/* See below, some signal trampolines increment the stack as their
first instruction, need to compensate for that. */
base -= bias;

3
gdb/microblaze-tdep.c
View File

@ -63,9 +63,6 @@
#define IS_SAVE_HIDDEN_PTR(op, rd, ra, rb) \
((op == add || op == addik) && ra == MICROBLAZE_FIRST_ARGREG && rb == 0)
/* All registers are 32 bits. */
#define MICROBLAZE_REGISTER_SIZE 4
/* The registers of the Xilinx microblaze processor. */
static const char *microblaze_register_names[] =

3
gdb/microblaze-tdep.h
View File

@ -110,6 +110,9 @@ enum microblaze_regnum
MICROBLAZE_RTLBHI_REGNUM
};
/* All registers are 32 bits. */
#define MICROBLAZE_REGISTER_SIZE 4
/* MICROBLAZE_BREAKPOINT defines the breakpoint that should be used.
Only used for native debugging. */
#define MICROBLAZE_BREAKPOINT {0xb9, 0xcc, 0x00, 0x60}