* sparcl-stub.c: include sparclite.h to get access to register
fondling macros. * (trap_low): Save and restore FP regs if necessary. Also, clean up save and restore of debug unit regs. * (hard_trap_info): Add more architecturally defined traps. * (set_debug_traps): Only set FP disabled trap if FP is disabled. * (get_in_break_mode): Clean up. Get rid of calls to set_hw_breakpoint_trap(). Also, use write_asi macro * (handle_exception): Clean up `g' and `G' commands. Add `P' command. * (hw_breakpoint): Why was this here!? It's gone now...
This commit is contained in:
Stu Grossman
parent
9e3e3d4cff
commit
625559e742
|
|
@ -1,3 +1,17 @@
|
|||
Fri Oct 6 14:43:19 1995 Stu Grossman (grossman@cygnus.com)
|
||||
|
||||
* sparcl-stub.c: include sparclite.h to get access to register
|
||||
fondling macros.
|
||||
* (trap_low): Save and restore FP regs if necessary. Also, clean
|
||||
up save and restore of debug unit regs.
|
||||
* (hard_trap_info): Add more architecturally defined traps.
|
||||
* (set_debug_traps): Only set FP disabled trap if FP is disabled.
|
||||
* (get_in_break_mode): Clean up. Get rid of calls to
|
||||
set_hw_breakpoint_trap(). Also, use write_asi macro
|
||||
* (handle_exception): Clean up `g' and `G' commands. Add `P'
|
||||
command.
|
||||
* (hw_breakpoint): Why was this here!? It's gone now...
|
||||
|
||||
Fri Oct 6 11:56:49 1995 Jim Wilson <wilson@chestnut.cygnus.com>
|
||||
|
||||
* callback.c (fdbad): Fix typo in comment.
|
||||
|
|
|
|||
|
|
@ -88,6 +88,7 @@
|
|||
|
||||
#include <string.h>
|
||||
#include <signal.h>
|
||||
#include <sparclite.h>
|
||||
|
||||
/************************************************************************
|
||||
*
|
||||
|
|
@ -226,7 +227,7 @@ recursive_trap:
|
|||
std %i2, [%sp + (24 + 10) * 4]
|
||||
std %i4, [%sp + (24 + 12) * 4]
|
||||
std %i6, [%sp + (24 + 14) * 4]
|
||||
! F0->F31 not implemented
|
||||
|
||||
mov %y, %l4
|
||||
mov %tbr, %l5
|
||||
st %l4, [%sp + (24 + 64) * 4] ! Y
|
||||
|
|
@ -235,50 +236,61 @@ recursive_trap:
|
|||
st %l5, [%sp + (24 + 67) * 4] ! TBR
|
||||
st %l1, [%sp + (24 + 68) * 4] ! PC
|
||||
st %l2, [%sp + (24 + 69) * 4] ! NPC
|
||||
! CPSR and FPSR not impl
|
||||
|
||||
or %l0, 0xf20, %l4
|
||||
mov %l4, %psr ! Turn on traps, disable interrupts
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
|
||||
set 0x1000, %l1
|
||||
btst %l1, %l0 ! FP enabled?
|
||||
be no_fpstore
|
||||
nop
|
||||
|
||||
! Must save fsr first, to flush the FQ. This may cause a deferred fp trap, so
|
||||
! traps must be enabled to allow the trap handler to clean things up.
|
||||
|
||||
st %fsr, [%sp + (24 + 70) * 4]
|
||||
|
||||
std %f0, [%sp + (24 + 32) * 4]
|
||||
std %f2, [%sp + (24 + 34) * 4]
|
||||
std %f4, [%sp + (24 + 36) * 4]
|
||||
std %f6, [%sp + (24 + 38) * 4]
|
||||
std %f8, [%sp + (24 + 40) * 4]
|
||||
std %f10, [%sp + (24 + 42) * 4]
|
||||
std %f12, [%sp + (24 + 44) * 4]
|
||||
std %f14, [%sp + (24 + 46) * 4]
|
||||
std %f16, [%sp + (24 + 48) * 4]
|
||||
std %f18, [%sp + (24 + 50) * 4]
|
||||
std %f20, [%sp + (24 + 52) * 4]
|
||||
std %f22, [%sp + (24 + 54) * 4]
|
||||
std %f24, [%sp + (24 + 56) * 4]
|
||||
std %f26, [%sp + (24 + 58) * 4]
|
||||
std %f28, [%sp + (24 + 60) * 4]
|
||||
std %f30, [%sp + (24 + 62) * 4]
|
||||
no_fpstore:
|
||||
|
||||
call _get_in_break_mode
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
|
||||
sethi %hi(0xff00), %l5
|
||||
or %l5, %lo(0xff00), %l5
|
||||
set 0xff00, %l3
|
||||
ldda [%l3]0x1, %l4
|
||||
std %l4, [%sp + (24 + 72) * 4] ! DIA1, debug instr addr 1
|
||||
! DIA2, debug instr addr 2
|
||||
inc 8, %l3
|
||||
ldda [%l3]0x1, %l4
|
||||
std %l4, [%sp + (24 + 74) * 4] ! DDA1, debug data addr 1
|
||||
! DDA2, debug data addr 2
|
||||
inc 8, %l3
|
||||
ldda [%l3]0x1, %l4
|
||||
std %l4, [%sp + (24 + 76) * 4] ! DDV1, debug data val 1
|
||||
! DDV2, debug data val 2
|
||||
inc 8, %l3
|
||||
ldda [%l3]0x1, %l4
|
||||
std %l4, [%sp + (24 + 78) * 4] ! DCR, debug control reg
|
||||
! DSR, debug status reg
|
||||
|
||||
lda [%l5]0x1, %l4
|
||||
st %l4, [%sp + (24 + 72) * 4] ! DIA1, debug instr addr 1
|
||||
add %l5, 4, %l5
|
||||
lda [%l5]0x1, %l4
|
||||
st %l4, [%sp + (24 + 73) * 4] ! DIA2, debug instr addr 2
|
||||
add %l5, 4, %l5
|
||||
lda [%l5]0x1, %l4
|
||||
st %l4, [%sp + (24 + 74) * 4] ! DDA1, debug data addr 1
|
||||
add %l5, 4, %l5
|
||||
lda [%l5]0x1, %l4
|
||||
st %l4, [%sp + (24 + 75) * 4] ! DDA2, debug data addr 2
|
||||
add %l5, 4, %l5
|
||||
lda [%l5]0x1, %l4
|
||||
st %l4, [%sp + (24 + 76) * 4] ! DDV1, debug data val 1
|
||||
add %l5, 4, %l5
|
||||
lda [%l5]0x1, %l4
|
||||
st %l4, [%sp + (24 + 77) * 4] ! DDV2, debug data val 2
|
||||
add %l5, 4, %l5
|
||||
lda [%l5]0x1, %l4
|
||||
st %l4, [%sp + (24 + 78) * 4] ! DCR, debug control reg
|
||||
add %l5, 4, %l5
|
||||
lda [%l5]0x1, %l4
|
||||
st %l4, [%sp + (24 + 79) * 4] ! DSR, debug status reg
|
||||
nop
|
||||
nop
|
||||
or %l0, 0xf20, %l4
|
||||
mov %l4, %psr ! Turn on traps, disable interrupts
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
call _handle_exception
|
||||
add %sp, 24 * 4, %o0 ! Pass address of registers
|
||||
|
||||
|
|
@ -294,43 +306,53 @@ recursive_trap:
|
|||
ldd [%sp + (24 + 12) * 4], %i4
|
||||
ldd [%sp + (24 + 14) * 4], %i6
|
||||
|
||||
sethi %hi(0xff00), %l2
|
||||
or %l2, %lo(0xff00), %l2
|
||||
ldd [%sp + (24 + 72) * 4], %l4 ! DIA1, debug instr addr 1
|
||||
stda %l4, [%l2]0x1
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
ldd [%sp + (24 + 74) * 4], %l4 ! DDA1, debug data addr 1
|
||||
add %l2, 8, %l2
|
||||
stda %l4, [%l2]0x1
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
ldd [%sp + (24 + 76) * 4], %l4 ! DDV1, debug data value 1
|
||||
add %l2, 8, %l2
|
||||
stda %l4, [%l2]0x1
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
ld [%sp + (24 + 78) * 4], %l4 ! DCR, debug control reg
|
||||
ld [%sp + (24 + 79) * 4], %l5 ! DSR, debug control reg
|
||||
add %l2, 8, %l2
|
||||
or %l4, 0x200, %l4
|
||||
sta %l4, [%l2]0x1
|
||||
add %l2, 4, %l2
|
||||
sta %l5, [%l2]0x1
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
set 0xff00, %l2
|
||||
ldd [%sp + (24 + 72) * 4], %l4
|
||||
stda %l4, [%l2]0x1 ! DIA1, debug instr addr 1
|
||||
! DIA2, debug instr addr 2
|
||||
inc 8, %l2
|
||||
ldd [%sp + (24 + 74) * 4], %l4
|
||||
stda %l4, [%l2]0x1 ! DDA1, debug data addr 1
|
||||
! DDA2, debug data addr 2
|
||||
inc 8, %l2
|
||||
ldd [%sp + (24 + 76) * 4], %l4
|
||||
stda %l4, [%l2]0x1 ! DDV1, debug data value 1
|
||||
! DDV2, debug data val 2
|
||||
inc 8, %l2
|
||||
ldd [%sp + (24 + 78) * 4], %l4
|
||||
bset 0x200, %l4
|
||||
stda %l4, [%l2]0x1 ! DCR, debug control reg
|
||||
! DSR, debug control reg
|
||||
|
||||
|
||||
ldd [%sp + (24 + 64) * 4], %l0 ! Y & PSR
|
||||
ldd [%sp + (24 + 68) * 4], %l2 ! PC & NPC
|
||||
|
||||
set 0x1000, %l5
|
||||
btst %l5, %l1 ! FP enabled?
|
||||
be no_fpreload
|
||||
nop
|
||||
|
||||
ldd [%sp + (24 + 32) * 4], %f0
|
||||
ldd [%sp + (24 + 34) * 4], %f2
|
||||
ldd [%sp + (24 + 36) * 4], %f4
|
||||
ldd [%sp + (24 + 38) * 4], %f6
|
||||
ldd [%sp + (24 + 40) * 4], %f8
|
||||
ldd [%sp + (24 + 42) * 4], %f10
|
||||
ldd [%sp + (24 + 44) * 4], %f12
|
||||
ldd [%sp + (24 + 46) * 4], %f14
|
||||
ldd [%sp + (24 + 48) * 4], %f16
|
||||
ldd [%sp + (24 + 50) * 4], %f18
|
||||
ldd [%sp + (24 + 52) * 4], %f20
|
||||
ldd [%sp + (24 + 54) * 4], %f22
|
||||
ldd [%sp + (24 + 56) * 4], %f24
|
||||
ldd [%sp + (24 + 58) * 4], %f26
|
||||
ldd [%sp + (24 + 60) * 4], %f28
|
||||
ldd [%sp + (24 + 62) * 4], %f30
|
||||
|
||||
ld [%sp + (24 + 70) * 4], %fsr
|
||||
no_fpreload:
|
||||
|
||||
restore ! Ensure that previous window is valid
|
||||
save %g0, %g0, %g0 ! by causing a window_underflow trap
|
||||
|
||||
|
|
@ -541,16 +563,21 @@ static struct hard_trap_info
|
|||
unsigned char tt; /* Trap type code for SPARClite */
|
||||
unsigned char signo; /* Signal that we map this trap into */
|
||||
} hard_trap_info[] = {
|
||||
{1, SIGSEGV}, /* instruction access error */
|
||||
{2, SIGILL}, /* privileged instruction */
|
||||
{3, SIGILL}, /* illegal instruction */
|
||||
{4, SIGEMT}, /* fp disabled */
|
||||
{36, SIGEMT}, /* cp disabled */
|
||||
{7, SIGBUS}, /* mem address not aligned */
|
||||
{9, SIGSEGV}, /* data access exception */
|
||||
{10, SIGEMT}, /* tag overflow */
|
||||
{128+1, SIGTRAP}, /* ta 1 - normal breakpoint instruction */
|
||||
{255, SIGTRAP}, /* hardware breakpoint */
|
||||
{0x01, SIGSEGV}, /* instruction access error */
|
||||
{0x02, SIGILL}, /* privileged instruction */
|
||||
{0x03, SIGILL}, /* illegal instruction */
|
||||
{0x04, SIGEMT}, /* fp disabled */
|
||||
{0x07, SIGBUS}, /* mem address not aligned */
|
||||
{0x09, SIGSEGV}, /* data access exception */
|
||||
{0x0a, SIGEMT}, /* tag overflow */
|
||||
{0x20, SIGBUS}, /* r register access error */
|
||||
{0x21, SIGBUS}, /* instruction access error */
|
||||
{0x24, SIGEMT}, /* cp disabled */
|
||||
{0x29, SIGBUS}, /* data access error */
|
||||
{0x2a, SIGFPE}, /* divide by zero */
|
||||
{0x2b, SIGBUS}, /* data store error */
|
||||
{0x80+1, SIGTRAP}, /* ta 1 - normal breakpoint instruction */
|
||||
{0xff, SIGTRAP}, /* hardware breakpoint */
|
||||
{0, 0} /* Must be last */
|
||||
};
|
||||
|
||||
|
|
@ -561,8 +588,13 @@ set_debug_traps()
|
|||
{
|
||||
struct hard_trap_info *ht;
|
||||
|
||||
for (ht = hard_trap_info; ht->tt && ht->signo; ht++)
|
||||
exceptionHandler(ht->tt, trap_low);
|
||||
/* Only setup fp traps if the FP is disabled. */
|
||||
|
||||
for (ht = hard_trap_info;
|
||||
ht->tt != 0 && ht->signo != 0;
|
||||
ht++)
|
||||
if (ht->tt != 4 || ! (read_psr () & 0x1000))
|
||||
exceptionHandler(ht->tt, trap_low);
|
||||
|
||||
/* In case GDB is started before us, ack any packets (presumably
|
||||
"$?#xx") sitting there. */
|
||||
|
|
@ -613,32 +645,15 @@ _dummy_hw_breakpoint:
|
|||
");
|
||||
|
||||
static void
|
||||
set_hw_breakpoint_trap(enable)
|
||||
int enable;
|
||||
get_in_break_mode()
|
||||
{
|
||||
extern void dummy_hw_breakpoint();
|
||||
|
||||
if (enable)
|
||||
exceptionHandler(255, dummy_hw_breakpoint);
|
||||
else
|
||||
exceptionHandler(255, trap_low);
|
||||
}
|
||||
exceptionHandler (255, dummy_hw_breakpoint);
|
||||
|
||||
static void
|
||||
get_in_break_mode()
|
||||
{
|
||||
set_hw_breakpoint_trap(1);
|
||||
write_asi (1, 0xff10, 0);
|
||||
|
||||
asm("
|
||||
sethi %hi(0xff10), %l4
|
||||
or %l4, %lo(0xff10), %l4
|
||||
sta %g0, [%l4]0x1
|
||||
nop
|
||||
nop
|
||||
nop
|
||||
");
|
||||
|
||||
set_hw_breakpoint_trap(0);
|
||||
exceptionHandler (255, trap_low);
|
||||
}
|
||||
|
||||
/* Convert the SPARC hardware trap type code to a unix signal number. */
|
||||
|
|
@ -732,13 +747,9 @@ handle_exception (registers)
|
|||
|
||||
dsr = (unsigned long)registers[DSR];
|
||||
if (dsr & 0x3c)
|
||||
{
|
||||
tt = 255;
|
||||
}
|
||||
tt = 255;
|
||||
else
|
||||
{
|
||||
tt = (registers[TBR] >> 4) & 0xff;
|
||||
}
|
||||
tt = (registers[TBR] >> 4) & 0xff;
|
||||
|
||||
/* reply to host that an exception has occurred */
|
||||
sigval = computeSignal(tt);
|
||||
|
|
@ -801,33 +812,40 @@ handle_exception (registers)
|
|||
break;
|
||||
|
||||
case 'g': /* return the value of the CPU registers */
|
||||
{
|
||||
ptr = remcomOutBuffer;
|
||||
ptr = mem2hex((char *)registers, ptr, 16 * 4, 0); /* G & O regs */
|
||||
ptr = mem2hex(sp + 0, ptr, 16 * 4, 0); /* L & I regs */
|
||||
memset(ptr, '0', 32 * 8); /* Floating point */
|
||||
ptr = mem2hex((char *)®isters[Y],
|
||||
ptr + 32 * 4 * 2,
|
||||
8 * 4,
|
||||
0); /* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */
|
||||
mem2hex((char *)®isters[DIA1], ptr,
|
||||
8 * 4, 0); /* DIA1, DIA2, DDA1, DDA2, DDV1, DDV2, DCR, DSR */
|
||||
}
|
||||
memcpy (®isters[L0], sp, 16 * 4); /* Copy L & I regs from stack */
|
||||
mem2hex ((char *)registers, remcomOutBuffer, NUMREGBYTES, 0);
|
||||
break;
|
||||
|
||||
case 'G': /* set the value of the CPU registers - return OK */
|
||||
case 'G': /* Set the value of all registers */
|
||||
case 'P': /* Set the value of one register */
|
||||
{
|
||||
unsigned long *newsp, psr;
|
||||
|
||||
psr = registers[PSR];
|
||||
|
||||
ptr = &remcomInBuffer[1];
|
||||
hex2mem(ptr, (char *)registers, 16 * 4, 0); /* G & O regs */
|
||||
hex2mem(ptr + 16 * 4 * 2, sp + 0, 16 * 4, 0); /* L & I regs */
|
||||
hex2mem(ptr + 64 * 4 * 2, (char *)®isters[Y],
|
||||
8 * 4, 0); /* Y, PSR, WIM, TBR, PC, NPC, FPSR, CPSR */
|
||||
hex2mem(ptr + 72 * 4 * 2, (char *)®isters[DIA1],
|
||||
8 * 4, 0); /* DIA1, DIA2, DDA1, DDA2, DDV1, DDV2, DCR, DSR */
|
||||
|
||||
if (remcomInBuffer[0] == 'P')
|
||||
{
|
||||
int regno;
|
||||
|
||||
if (hexToInt (&ptr, ®no)
|
||||
&& *ptr++ == '=')
|
||||
if (regno >= L0 && regno <= I7)
|
||||
hex2mem (ptr, sp + regno - L0, 4, 0);
|
||||
else
|
||||
hex2mem (ptr, (char *)®isters[regno], 4, 0);
|
||||
else
|
||||
{
|
||||
strcpy (remcomOutBuffer, "P01");
|
||||
break;
|
||||
}
|
||||
}
|
||||
else
|
||||
{
|
||||
hex2mem (ptr, (char *)registers, NUMREGBYTES, 0);
|
||||
memcpy (sp, ®isters[L0], 16 * 4); /* Copy L & I regs to stack */
|
||||
}
|
||||
|
||||
/* See if the stack pointer has moved. If so, then copy the saved
|
||||
locals and ins to the new location. This keeps the window
|
||||
|
|
@ -974,11 +992,3 @@ breakpoint()
|
|||
_breakinst: ta 1
|
||||
");
|
||||
}
|
||||
|
||||
static void
|
||||
hw_breakpoint()
|
||||
{
|
||||
asm("
|
||||
ta 127
|
||||
");
|
||||
}
|
||||
|
|
|
|||
Loading…
Reference in New Issue