2000-02-22 Andrew Haley <aph@cygnus.com>

* doc/c-mips.texi (MIPS Opts): Document -mgp32 and -mgp64.
This commit is contained in:
Andrew Haley 2000-02-22 18:55:30 +00:00
parent 50c9bd316d
commit 6349b5f490
2 changed files with 17 additions and 0 deletions

View File

@ -1,3 +1,7 @@
2000-02-22 Andrew Haley <aph@cygnus.com>
* doc/c-mips.texi (MIPS Opts): Document -mgp32 and -mgp64.
1999-12-30 Andrew Haley <aph@cygnus.com>
* config/tc-mips.c (mips_gp32): New variable.

View File

@ -67,6 +67,19 @@ Generate code for a particular MIPS Instruction Set Architecture level.
@sc{r10000} processors. You can also switch instruction sets during the
assembly; see @ref{MIPS ISA,, Directives to override the ISA level}.
@item -mgp32
Assume that 32-bit general purpose registers are available. This
affects synthetic instructions such as @code{move}, which will assemble
to a 32-bit or a 64-bit instruction depending on this flag. On some
MIPS variants there is be a 32-bit mode flag; when this flag is set,
64-bit instructions generate a trap. Also, some 32-bit OSes only save
the 32-bit registers on a context switch, so it is essential never to
use the 64-bit registers.
@item -mgp64
Assume that 64-bit general purpose registers are available. This is
provided in the interests of symmetry with -gp32.
@item -mips16
@itemx -no-mips16
Generate code for the MIPS 16 processor. This is equivalent to putting