[ARM] Add feature check for ARMv8.1 AdvSIMD instructions.
gas/ 2016-03-04 Matthew Wahab <matthew.wahab@arm.com> * config/gas/tc-arm.c (fpu_neon_ext_v8_1): Restrict to the ARMv8.1 RDMA feature. (record_feature_use): New. (mark_feature_used): Use record_feature_use. (do_neon_qrdmlah): New. (insns): Use do_neon_qrdmlah for vqrdmlah and vqrdmlsh and variants. (arm_extensions): Put into alphabetical order. Re-indent "simd" and "rdma" entries. Fix the incorrect merge value for "+rdma". * testsuite/gas/arm/armv8-a+rdma-warning.d: New. * testsuite/gas/arm/armv8-a+rdma.d: Add assembler command line options. Make source file explicit. * testsuite/gas/arm/armv8-a+rdma.l: New. * testsuite/gas/arm/armv8-a+rdma.s: Remove .arch and .arch_extension directives. Fix white-space. * testsuite/gas/arm/armv8_1-a+simd.d: New. include/opcode 2016-03-04 Matthew Wahab <matthew.wahab@arm.com> * arm.h (ARM_ARCH_V8_1A): Add FPU_NEON_EXT_RDMA. (ARM_CPU_HAS_FEATURE): Add comment. Change-Id: Ie19250e8fa50aed44e44ab40ff30b04b38bc1a3d
This commit is contained in:
Matthew Wahab
parent
dc1c8a16a3
commit
643afb90da
|
|
@ -1,3 +1,22 @@
|
|||
2016-03-04 Matthew Wahab <matthew.wahab@arm.com>
|
||||
|
||||
* config/gas/tc-arm.c (fpu_neon_ext_v8_1): Restrict to the ARMv8.1 RDMA
|
||||
feature.
|
||||
(record_feature_use): New.
|
||||
(mark_feature_used): Use record_feature_use.
|
||||
(do_neon_qrdmlah): New.
|
||||
(insns): Use do_neon_qrdmlah for vqrdmlah and vqrdmlsh and
|
||||
variants.
|
||||
(arm_extensions): Put into alphabetical order. Re-indent "simd"
|
||||
and "rdma" entries. Fix the incorrect merge value for "+rdma".
|
||||
* testsuite/gas/arm/armv8-a+rdma-warning.d: New.
|
||||
* testsuite/gas/arm/armv8-a+rdma.d: Add assembler command line options.
|
||||
Make source file explicit.
|
||||
* testsuite/gas/arm/armv8-a+rdma.l: New.
|
||||
* testsuite/gas/arm/armv8-a+rdma.s: Remove .arch and .arch_extension
|
||||
directives. Fix white-space.
|
||||
* testsuite/gas/arm/armv8_1-a+simd.d: New.
|
||||
|
||||
2016-03-02 H.J. Lu <hongjiu.lu@intel.com>
|
||||
|
||||
* testsuite/gas/i386/x86_64-intel.d: Adjusted for COFF.
|
||||
|
|
|
|||
|
|
@ -271,7 +271,7 @@ static const arm_feature_set fpu_crypto_ext_armv8 =
|
|||
static const arm_feature_set crc_ext_armv8 =
|
||||
ARM_FEATURE_COPROC (CRC_EXT_ARMV8);
|
||||
static const arm_feature_set fpu_neon_ext_v8_1 =
|
||||
ARM_FEATURE_COPROC (FPU_NEON_EXT_ARMV8 | FPU_NEON_EXT_RDMA);
|
||||
ARM_FEATURE_COPROC (FPU_NEON_EXT_RDMA);
|
||||
|
||||
static int mfloat_abi_opt = -1;
|
||||
/* Record user cpu selection for object attributes. */
|
||||
|
|
@ -6085,6 +6085,16 @@ parse_cond (char **str)
|
|||
return c->value;
|
||||
}
|
||||
|
||||
/* Record a use of the given feature. */
|
||||
static void
|
||||
record_feature_use (const arm_feature_set *feature)
|
||||
{
|
||||
if (thumb_mode)
|
||||
ARM_MERGE_FEATURE_SETS (thumb_arch_used, thumb_arch_used, *feature);
|
||||
else
|
||||
ARM_MERGE_FEATURE_SETS (arm_arch_used, arm_arch_used, *feature);
|
||||
}
|
||||
|
||||
/* If the given feature available in the selected CPU, mark it as used.
|
||||
Returns TRUE iff feature is available. */
|
||||
static bfd_boolean
|
||||
|
|
@ -6096,10 +6106,7 @@ mark_feature_used (const arm_feature_set *feature)
|
|||
|
||||
/* Add the appropriate architecture feature for the barrier option used.
|
||||
*/
|
||||
if (thumb_mode)
|
||||
ARM_MERGE_FEATURE_SETS (thumb_arch_used, thumb_arch_used, *feature);
|
||||
else
|
||||
ARM_MERGE_FEATURE_SETS (arm_arch_used, arm_arch_used, *feature);
|
||||
record_feature_use (feature);
|
||||
|
||||
return TRUE;
|
||||
}
|
||||
|
|
@ -15022,6 +15029,38 @@ do_neon_qdmulh (void)
|
|||
}
|
||||
}
|
||||
|
||||
static void
|
||||
do_neon_qrdmlah (void)
|
||||
{
|
||||
/* Check we're on the correct architecture. */
|
||||
if (!mark_feature_used (&fpu_neon_ext_armv8))
|
||||
inst.error =
|
||||
_("instruction form not available on this architecture.");
|
||||
else if (!mark_feature_used (&fpu_neon_ext_v8_1))
|
||||
{
|
||||
as_warn (_("this instruction implies use of ARMv8.1 AdvSIMD."));
|
||||
record_feature_use (&fpu_neon_ext_v8_1);
|
||||
}
|
||||
|
||||
if (inst.operands[2].isscalar)
|
||||
{
|
||||
enum neon_shape rs = neon_select_shape (NS_DDS, NS_QQS, NS_NULL);
|
||||
struct neon_type_el et = neon_check_type (3, rs,
|
||||
N_EQK, N_EQK, N_S16 | N_S32 | N_KEY);
|
||||
NEON_ENCODE (SCALAR, inst);
|
||||
neon_mul_mac (et, neon_quad (rs));
|
||||
}
|
||||
else
|
||||
{
|
||||
enum neon_shape rs = neon_select_shape (NS_DDD, NS_QQQ, NS_NULL);
|
||||
struct neon_type_el et = neon_check_type (3, rs,
|
||||
N_EQK, N_EQK, N_S16 | N_S32 | N_KEY);
|
||||
NEON_ENCODE (INTEGER, inst);
|
||||
/* The U bit (rounding) comes from bit mask. */
|
||||
neon_three_same (neon_quad (rs), 0, et.size);
|
||||
}
|
||||
}
|
||||
|
||||
static void
|
||||
do_neon_fcmp_absolute (void)
|
||||
{
|
||||
|
|
@ -20311,10 +20350,10 @@ static const struct asm_opcode insns[] =
|
|||
NUF(vrsqrts, 0200f10, 3, (RNDQ, oRNDQ, RNDQ), neon_step),
|
||||
NUF(vrsqrtsq, 0200f10, 3, (RNQ, oRNQ, RNQ), neon_step),
|
||||
/* ARM v8.1 extension. */
|
||||
nUF(vqrdmlah, _vqrdmlah, 3, (RNDQ, oRNDQ, RNDQ_RNSC), neon_qdmulh),
|
||||
nUF(vqrdmlahq, _vqrdmlah, 3, (RNQ, oRNQ, RNDQ_RNSC), neon_qdmulh),
|
||||
nUF(vqrdmlsh, _vqrdmlsh, 3, (RNDQ, oRNDQ, RNDQ_RNSC), neon_qdmulh),
|
||||
nUF(vqrdmlshq, _vqrdmlsh, 3, (RNQ, oRNQ, RNDQ_RNSC), neon_qdmulh),
|
||||
nUF (vqrdmlah, _vqrdmlah, 3, (RNDQ, oRNDQ, RNDQ_RNSC), neon_qrdmlah),
|
||||
nUF (vqrdmlahq, _vqrdmlah, 3, (RNQ, oRNQ, RNDQ_RNSC), neon_qrdmlah),
|
||||
nUF (vqrdmlsh, _vqrdmlsh, 3, (RNDQ, oRNDQ, RNDQ_RNSC), neon_qrdmlah),
|
||||
nUF (vqrdmlshq, _vqrdmlsh, 3, (RNQ, oRNQ, RNDQ_RNSC), neon_qrdmlah),
|
||||
|
||||
/* Two address, int/float. Types S8 S16 S32 F32. */
|
||||
NUF(vabsq, 1b10300, 2, (RNQ, RNQ), neon_abs_neg),
|
||||
|
|
@ -25350,25 +25389,25 @@ static const struct arm_option_extension_value_table arm_extensions[] =
|
|||
ARM_EXT_OPT ("mp", ARM_FEATURE_CORE_LOW (ARM_EXT_MP),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_MP),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_V7A | ARM_EXT_V7R)),
|
||||
ARM_EXT_OPT ("simd", FPU_ARCH_NEON_VFP_ARMV8,
|
||||
ARM_FEATURE_COPROC (FPU_NEON_ARMV8),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_V8)),
|
||||
ARM_EXT_OPT ("os", ARM_FEATURE_CORE_LOW (ARM_EXT_OS),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_OS),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_V6M)),
|
||||
ARM_EXT_OPT ("pan", ARM_FEATURE_CORE_HIGH (ARM_EXT2_PAN),
|
||||
ARM_FEATURE (ARM_EXT_V8, ARM_EXT2_PAN, 0),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_V8)),
|
||||
ARM_EXT_OPT ("rdma", FPU_ARCH_NEON_VFP_ARMV8_1,
|
||||
ARM_FEATURE_COPROC (FPU_NEON_ARMV8 | FPU_NEON_EXT_RDMA),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_V8)),
|
||||
ARM_EXT_OPT ("sec", ARM_FEATURE_CORE_LOW (ARM_EXT_SEC),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_SEC),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_V6K | ARM_EXT_V7A)),
|
||||
ARM_EXT_OPT ("simd", FPU_ARCH_NEON_VFP_ARMV8,
|
||||
ARM_FEATURE_COPROC (FPU_NEON_ARMV8),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_V8)),
|
||||
ARM_EXT_OPT ("virt", ARM_FEATURE_CORE_LOW (ARM_EXT_VIRT | ARM_EXT_ADIV
|
||||
| ARM_EXT_DIV),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_VIRT),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_V7A)),
|
||||
ARM_EXT_OPT ("rdma", FPU_ARCH_NEON_VFP_ARMV8,
|
||||
ARM_FEATURE_COPROC (FPU_NEON_ARMV8 | FPU_NEON_EXT_RDMA),
|
||||
ARM_FEATURE_CORE_LOW (ARM_EXT_V8)),
|
||||
ARM_EXT_OPT ("xscale",ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
|
||||
ARM_FEATURE_COPROC (ARM_CEXT_XSCALE), ARM_ANY),
|
||||
{ NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE, ARM_ARCH_NONE }
|
||||
|
|
|
|||
|
|
@ -0,0 +1,6 @@
|
|||
#name: Accepted v8-a with ARMv8.1 AdvSIMD.
|
||||
#as: -march=armv8-a+simd
|
||||
#objdump: -dr
|
||||
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd
|
||||
#source: armv8-a+rdma.s
|
||||
#error-output: armv8-a+rdma.l
|
||||
|
|
@ -1,6 +1,8 @@
|
|||
#name: Valid v8-a+rdma
|
||||
#as: -march=armv8-a+rdma
|
||||
#objdump: -dr
|
||||
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd
|
||||
#source: armv8-a+rdma.s
|
||||
|
||||
.*: +file format .*arm.*
|
||||
|
||||
|
|
|
|||
|
|
@ -0,0 +1,65 @@
|
|||
[^:]+: Assembler messages:
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
[^:]+:[0-9]+: Warning: this instruction implies use of ARMv8.1 AdvSIMD.
|
||||
|
|
@ -1,60 +1,58 @@
|
|||
.syntax unified
|
||||
.text
|
||||
.arch armv8-a
|
||||
.arch_extension rdma
|
||||
|
||||
.macro vect_inst I T R
|
||||
\I\().\T \R\()0, \R\()1, \R\()2
|
||||
.endm
|
||||
.macro vect_inst I T R
|
||||
\I\().\T \R\()0, \R\()1, \R\()2
|
||||
.endm
|
||||
|
||||
.macro scalar_inst I T R N
|
||||
\I\().\T \R\()0, \R\()1, d\()2[\N\()]
|
||||
.endm
|
||||
\I\().\T \R\()0, \R\()1, d\()2[\N\()]
|
||||
.endm
|
||||
|
||||
.text
|
||||
.arm
|
||||
.arm
|
||||
A1:
|
||||
.irp inst, vqrdmlah, vqrdmlsh
|
||||
.irp type, s16, s32
|
||||
.irp inst, vqrdmlah, vqrdmlsh
|
||||
.irp type, s16, s32
|
||||
.irp reg, d, q
|
||||
vect_inst \inst \type \reg
|
||||
.endr
|
||||
.endr
|
||||
vect_inst \inst \type \reg
|
||||
.endr
|
||||
.endr
|
||||
.endr
|
||||
|
||||
.irp inst, vqrdmlah, vqrdmlsh
|
||||
.irp inst, vqrdmlah, vqrdmlsh
|
||||
.irp reg, d, q
|
||||
.irp idx, 0, 1, 2, 3
|
||||
scalar_inst \inst s16 \reg \idx
|
||||
.endr
|
||||
.irp idx, 0, 1, 2, 3
|
||||
scalar_inst \inst s16 \reg \idx
|
||||
.endr
|
||||
.endr
|
||||
.irp reg, d, q
|
||||
.irp idx, 0, 1
|
||||
scalar_inst \inst s32 \reg \idx
|
||||
.endr
|
||||
.irp idx, 0, 1
|
||||
scalar_inst \inst s32 \reg \idx
|
||||
.endr
|
||||
.endr
|
||||
.endr
|
||||
|
||||
.text
|
||||
.thumb
|
||||
.thumb
|
||||
T1:
|
||||
.irp inst, vqrdmlah, vqrdmlsh
|
||||
.irp type, s16, s32
|
||||
.irp inst, vqrdmlah, vqrdmlsh
|
||||
.irp type, s16, s32
|
||||
.irp reg, d, q
|
||||
vect_inst \inst \type \reg
|
||||
.endr
|
||||
.endr
|
||||
vect_inst \inst \type \reg
|
||||
.endr
|
||||
.endr
|
||||
.endr
|
||||
|
||||
.irp inst, vqrdmlah, vqrdmlsh
|
||||
.irp inst, vqrdmlah, vqrdmlsh
|
||||
.irp reg, d, q
|
||||
.irp idx, 0, 1, 2, 3
|
||||
scalar_inst \inst s16 \reg \idx
|
||||
.endr
|
||||
.irp idx, 0, 1, 2, 3
|
||||
scalar_inst \inst s16 \reg \idx
|
||||
.endr
|
||||
.endr
|
||||
.irp reg, d, q
|
||||
.irp idx, 0, 1
|
||||
scalar_inst \inst s32 \reg \idx
|
||||
.endr
|
||||
.irp idx, 0, 1
|
||||
scalar_inst \inst s32 \reg \idx
|
||||
.endr
|
||||
.endr
|
||||
.endr
|
||||
|
|
|
|||
|
|
@ -0,0 +1,78 @@
|
|||
#name: Valid ARMv8.1-A with +simd
|
||||
#as: -march=armv8.1-a+simd
|
||||
#objdump: -dr
|
||||
#skip: *-*-*coff *-*-pe *-*-wince *-*-*aout* *-*-netbsd
|
||||
#source: armv8-a+rdma.s
|
||||
|
||||
.*: +file format .*arm.*
|
||||
|
||||
|
||||
Disassembly of section .text:
|
||||
|
||||
00000000 <.*>:
|
||||
0: f3110b12 vqrdmlah.s16 d0, d1, d2
|
||||
4: f3120b54 vqrdmlah.s16 q0, q1, q2
|
||||
8: f3210b12 vqrdmlah.s32 d0, d1, d2
|
||||
c: f3220b54 vqrdmlah.s32 q0, q1, q2
|
||||
10: f3110c12 vqrdmlsh.s16 d0, d1, d2
|
||||
14: f3120c54 vqrdmlsh.s16 q0, q1, q2
|
||||
18: f3210c12 vqrdmlsh.s32 d0, d1, d2
|
||||
1c: f3220c54 vqrdmlsh.s32 q0, q1, q2
|
||||
20: f2910e42 vqrdmlah.s16 d0, d1, d2\[0\]
|
||||
24: f2910e4a vqrdmlah.s16 d0, d1, d2\[1\]
|
||||
28: f2910e62 vqrdmlah.s16 d0, d1, d2\[2\]
|
||||
2c: f2910e6a vqrdmlah.s16 d0, d1, d2\[3\]
|
||||
30: f3920e42 vqrdmlah.s16 q0, q1, d2\[0\]
|
||||
34: f3920e4a vqrdmlah.s16 q0, q1, d2\[1\]
|
||||
38: f3920e62 vqrdmlah.s16 q0, q1, d2\[2\]
|
||||
3c: f3920e6a vqrdmlah.s16 q0, q1, d2\[3\]
|
||||
40: f2a10e42 vqrdmlah.s32 d0, d1, d2\[0\]
|
||||
44: f2a10e62 vqrdmlah.s32 d0, d1, d2\[1\]
|
||||
48: f3a20e42 vqrdmlah.s32 q0, q1, d2\[0\]
|
||||
4c: f3a20e62 vqrdmlah.s32 q0, q1, d2\[1\]
|
||||
50: f2910f42 vqrdmlsh.s16 d0, d1, d2\[0\]
|
||||
54: f2910f4a vqrdmlsh.s16 d0, d1, d2\[1\]
|
||||
58: f2910f62 vqrdmlsh.s16 d0, d1, d2\[2\]
|
||||
5c: f2910f6a vqrdmlsh.s16 d0, d1, d2\[3\]
|
||||
60: f3920f42 vqrdmlsh.s16 q0, q1, d2\[0\]
|
||||
64: f3920f4a vqrdmlsh.s16 q0, q1, d2\[1\]
|
||||
68: f3920f62 vqrdmlsh.s16 q0, q1, d2\[2\]
|
||||
6c: f3920f6a vqrdmlsh.s16 q0, q1, d2\[3\]
|
||||
70: f2a10f42 vqrdmlsh.s32 d0, d1, d2\[0\]
|
||||
74: f2a10f62 vqrdmlsh.s32 d0, d1, d2\[1\]
|
||||
78: f3a20f42 vqrdmlsh.s32 q0, q1, d2\[0\]
|
||||
7c: f3a20f62 vqrdmlsh.s32 q0, q1, d2\[1\]
|
||||
|
||||
00000080 <.*>:
|
||||
80: ff11 0b12 vqrdmlah.s16 d0, d1, d2
|
||||
84: ff12 0b54 vqrdmlah.s16 q0, q1, q2
|
||||
88: ff21 0b12 vqrdmlah.s32 d0, d1, d2
|
||||
8c: ff22 0b54 vqrdmlah.s32 q0, q1, q2
|
||||
90: ff11 0c12 vqrdmlsh.s16 d0, d1, d2
|
||||
94: ff12 0c54 vqrdmlsh.s16 q0, q1, q2
|
||||
98: ff21 0c12 vqrdmlsh.s32 d0, d1, d2
|
||||
9c: ff22 0c54 vqrdmlsh.s32 q0, q1, q2
|
||||
a0: ef91 0e42 vqrdmlah.s16 d0, d1, d2\[0\]
|
||||
a4: ef91 0e4a vqrdmlah.s16 d0, d1, d2\[1\]
|
||||
a8: ef91 0e62 vqrdmlah.s16 d0, d1, d2\[2\]
|
||||
ac: ef91 0e6a vqrdmlah.s16 d0, d1, d2\[3\]
|
||||
b0: ff92 0e42 vqrdmlah.s16 q0, q1, d2\[0\]
|
||||
b4: ff92 0e4a vqrdmlah.s16 q0, q1, d2\[1\]
|
||||
b8: ff92 0e62 vqrdmlah.s16 q0, q1, d2\[2\]
|
||||
bc: ff92 0e6a vqrdmlah.s16 q0, q1, d2\[3\]
|
||||
c0: efa1 0e42 vqrdmlah.s32 d0, d1, d2\[0\]
|
||||
c4: efa1 0e62 vqrdmlah.s32 d0, d1, d2\[1\]
|
||||
c8: ffa2 0e42 vqrdmlah.s32 q0, q1, d2\[0\]
|
||||
cc: ffa2 0e62 vqrdmlah.s32 q0, q1, d2\[1\]
|
||||
d0: ef91 0f42 vqrdmlsh.s16 d0, d1, d2\[0\]
|
||||
d4: ef91 0f4a vqrdmlsh.s16 d0, d1, d2\[1\]
|
||||
d8: ef91 0f62 vqrdmlsh.s16 d0, d1, d2\[2\]
|
||||
dc: ef91 0f6a vqrdmlsh.s16 d0, d1, d2\[3\]
|
||||
e0: ff92 0f42 vqrdmlsh.s16 q0, q1, d2\[0\]
|
||||
e4: ff92 0f4a vqrdmlsh.s16 q0, q1, d2\[1\]
|
||||
e8: ff92 0f62 vqrdmlsh.s16 q0, q1, d2\[2\]
|
||||
ec: ff92 0f6a vqrdmlsh.s16 q0, q1, d2\[3\]
|
||||
f0: efa1 0f42 vqrdmlsh.s32 d0, d1, d2\[0\]
|
||||
f4: efa1 0f62 vqrdmlsh.s32 d0, d1, d2\[1\]
|
||||
f8: ffa2 0f42 vqrdmlsh.s32 q0, q1, d2\[0\]
|
||||
fc: ffa2 0f62 vqrdmlsh.s32 q0, q1, d2\[1\]
|
||||
|
|
@ -1,3 +1,8 @@
|
|||
2016-03-04 Matthew Wahab <matthew.wahab@arm.com>
|
||||
|
||||
* arm.h (ARM_ARCH_V8_1A): Add FPU_NEON_EXT_RDMA.
|
||||
(ARM_CPU_HAS_FEATURE): Add comment.
|
||||
|
||||
2015-03-03 Evgenii Stepanov <eugenis@google.com>
|
||||
|
||||
* plugin-api.h (enum ld_plugin_tag): Add LDPT_GET_SYMBOLS_V3.
|
||||
|
|
|
|||
|
|
@ -261,7 +261,7 @@
|
|||
#define ARM_ARCH_V7EM ARM_FEATURE_CORE (ARM_AEXT_V7EM, ARM_EXT2_V6T2_V8M)
|
||||
#define ARM_ARCH_V8A ARM_FEATURE_CORE (ARM_AEXT_V8A, ARM_AEXT2_V8A)
|
||||
#define ARM_ARCH_V8_1A ARM_FEATURE (ARM_AEXT_V8A, ARM_AEXT2_V8_1A, \
|
||||
CRC_EXT_ARMV8)
|
||||
CRC_EXT_ARMV8 | FPU_NEON_EXT_RDMA)
|
||||
#define ARM_ARCH_V8_2A ARM_FEATURE (ARM_AEXT_V8A, ARM_AEXT2_V8_2A, \
|
||||
CRC_EXT_ARMV8)
|
||||
#define ARM_ARCH_V8M_BASE ARM_FEATURE_CORE (ARM_AEXT_V8M_BASE, ARM_AEXT2_V8M)
|
||||
|
|
@ -321,6 +321,7 @@ typedef struct
|
|||
unsigned long coproc;
|
||||
} arm_feature_set;
|
||||
|
||||
/* Test whether CPU and FEAT have any features in common. */
|
||||
#define ARM_CPU_HAS_FEATURE(CPU,FEAT) \
|
||||
(((CPU).core[0] & (FEAT).core[0]) != 0 \
|
||||
|| ((CPU).core[1] & (FEAT).core[1]) != 0 \
|
||||
|
|
|
|||
Loading…
Reference in New Issue