OpenE2K
/
binutils-gdb
12
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Fix printf arguments.

This commit is contained in:
Andrew Cagney 2000-06-23 12:39:41 +00:00
parent 3e87a7603f
commit 673388c077
2 changed files with 8 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
sim/mips/ChangeLog
View File

@ -1,3 +1,7 @@
Tue Jun 13 20:52:07 2000 Andrew Cagney <cagney@b1.cygnus.com>
* mips.igen (MxC1, DMxC1): Fix printf formatting.
2000-05-24 Michael Hayes <mhayes@cygnus.com> 2000-05-24 Michael Hayes <mhayes@cygnus.com>
* mips.igen (do_dmultx): Fix typo. * mips.igen (do_dmultx): Fix typo.

7
sim/mips/mips.igen
View File

@ -3034,8 +3034,8 @@
{ {
if (STATE_VERBOSE_P(SD)) if (STATE_VERBOSE_P(SD))
sim_io_eprintf (SD, sim_io_eprintf (SD,
"Warning: PC 0x%x: semantic_DMxC1_COP1Sa 32-bit use of odd FPR number\n", "Warning: PC 0x%lx: semantic_DMxC1_COP1Sa 32-bit use of odd FPR number\n",
CIA); (long) CIA);
PENDING_FILL(RT,SET64HI(0xDEADC0DE) | 0xBAD0BAD0); PENDING_FILL(RT,SET64HI(0xDEADC0DE) | 0xBAD0BAD0);
} }
} }
@ -3209,7 +3209,8 @@
{ {
if (STATE_VERBOSE_P(SD)) if (STATE_VERBOSE_P(SD))
sim_io_eprintf (SD, sim_io_eprintf (SD,
"Warning: PC 0x%x: MTC1 not DMTC1 with 64 bit regs\n", CIA); "Warning: PC 0x%lx: MTC1 not DMTC1 with 64 bit regs\n",
(long) CIA);
PENDING_FILL ((FS + FGRIDX), (SET64HI(0xDEADC0DE) | VL4_8(GPR[RT]))); PENDING_FILL ((FS + FGRIDX), (SET64HI(0xDEADC0DE) | VL4_8(GPR[RT])));
} }
else else