* mn10200-opc.c (mn10200_opcodes): "mov imm8,d0" is a format 2

instruction.  Fix opcode field for "movb (imm24),dn".
Stuff found by the testsuite.
This commit is contained in:
Jeff Law 1996-12-10 20:34:14 +00:00
parent 3b159258ad
commit 7bfc95d917
2 changed files with 5 additions and 2 deletions

View File

@ -1,5 +1,8 @@
Tue Dec 10 12:08:05 1996 Jeffrey A Law (law@cygnus.com)
* mn10200-opc.c (mn10200_opcodes): "mov imm8,d0" is a format 2
instruction. Fix opcode field for "movb (imm24),dn".
* mn10200-opc.c (mn10200_operands): Fix insertion position
for DI operand.

View File

@ -155,7 +155,7 @@ const struct mn10200_operand mn10200_operands[] = {
sorted by major opcode. */
const struct mn10200_opcode mn10200_opcodes[] = {
{ "mov", 0x8000, 0xfc00, FMT_5, {SIMM8, DN01}},
{ "mov", 0x8000, 0xfc00, FMT_2, {SIMM8, DN01}},
{ "mov", 0x80, 0xf0, FMT_1, {DN1, DM0}},
{ "mov", 0xf230, 0xfff0, FMT_4, {DM1, AN0}},
{ "mov", 0xf2f0, 0xfff0, FMT_4, {AN1, DM0}},
@ -206,7 +206,7 @@ const struct mn10200_opcode mn10200_opcodes[] = {
{ "movb", 0xf7d00000, 0xfff00000, FMT_6, {MEM2(SD16, AN1), DM0}},
{ "movb", 0xf4a00000, 0xfff00000, FMT_7, {MEM2(IMM24,AN1), DM0}},
{ "movb", 0xf040, 0xffc0, FMT_4, {MEM2(DI, AN1), DM0}},
{ "movb", 0xf4c00000, 0xfffc0000, FMT_7, {MEM(IMM24_MEM), DN0}},
{ "movb", 0xf4c40000, 0xfffc0000, FMT_7, {MEM(IMM24_MEM), DN0}},
{ "movb", 0x10, 0xf0, FMT_1, {DM1, MEM(AN0)}},
{ "movb", 0xf51000, 0xfff000, FMT_5, {DM0, MEM2(SD8, AN1)}},
{ "movb", 0xf7900000, 0xfff00000, FMT_6, {DM0, MEM2(SD16, AN1)}},