OpenE2K/binutils-gdb
12
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

binutils/

Browse Source 
* objdump.c (disassemble_bytes): Ignore disassembler_needs_relocs
	for executables and shared libraries.

ld/testsuite/
	* ld-arm/emit-relocs1.d, ld-arm/emit-relocs1.s,
	* ld-arm/emit-relocs1-vxworks.d: New tests.
	* ld-arm/arm-elf.exp: Run them.
	* ld-arm/vxworks1.dd: Expect proper branch targets.
This commit is contained in:
Richard Sandiford 2007-05-21 06:36:01 +00:00
parent 56c40d18e2
commit 7df428b116
8 changed files with 49 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
binutils/ChangeLog
View File

@ -1,3 +1,8 @@
2007-05-21 Richard Sandiford <richard@codesourcery.com>
* objdump.c (disassemble_bytes): Ignore disassembler_needs_relocs
for executables and shared libraries.
2007-05-18 Nathan Sidwell <nathan@codesourcery.com> 2007-05-18 Nathan Sidwell <nathan@codesourcery.com>
* objcopy.c (strip_main): Detect identical input and output file * objcopy.c (strip_main): Detect identical input and output file

2
binutils/objdump.c
View File

@ -1377,6 +1377,8 @@ disassemble_bytes (struct disassemble_info * info,
info->flags = 0; info->flags = 0;
if (info->disassembler_needs_relocs if (info->disassembler_needs_relocs
&& (bfd_get_file_flags (aux->abfd) & EXEC_P) == 0
&& (bfd_get_file_flags (aux->abfd) & DYNAMIC) == 0
&& *relppp < relppend) && *relppp < relppend)
{ {
bfd_signed_vma distance_to_rel; bfd_signed_vma distance_to_rel;

7
ld/testsuite/ChangeLog
View File

@ -1,3 +1,10 @@
2007-05-21 Richard Sandiford <richard@codesourcery.com>
* ld-arm/emit-relocs1.d, ld-arm/emit-relocs1.s,
* ld-arm/emit-relocs1-vxworks.d: New tests.
* ld-arm/arm-elf.exp: Run them.
* ld-arm/vxworks1.dd: Expect proper branch targets.
2007-05-18 Joseph Myers <joseph@codesourcery.com> 2007-05-18 Joseph Myers <joseph@codesourcery.com>
* ld-elf/group.ld: Discard .reginfo. * ld-elf/group.ld: Discard .reginfo.

2
ld/testsuite/ld-arm/arm-elf.exp
View File

@ -41,6 +41,7 @@ if {[istarget "arm-*-vxworks"]} {
} }
run_ld_link_tests $armvxworkstests run_ld_link_tests $armvxworkstests
run_dump_test "vxworks1-static" run_dump_test "vxworks1-static"
run_dump_test "emit-relocs1-vxworks"
} }
# Exclude non-ARM-ELF targets. # Exclude non-ARM-ELF targets.
@ -175,6 +176,7 @@ run_dump_test "group-relocs-ldrs-bad"
run_dump_test "group-relocs-ldc-bad" run_dump_test "group-relocs-ldc-bad"
run_dump_test "thumb2-bl-as-thumb1-bad" run_dump_test "thumb2-bl-as-thumb1-bad"
run_dump_test "thumb2-bl-bad" run_dump_test "thumb2-bl-bad"
run_dump_test "emit-relocs1"
# Exclude non-ARM-EABI targets. # Exclude non-ARM-EABI targets.

12
ld/testsuite/ld-arm/emit-relocs1-vxworks.d Normal file
View File

@ -0,0 +1,12 @@
#source: emit-relocs1.s
#ld: -Ttext 0x10000 --defsym target=0xc000 -e0 --emit-relocs
#objdump: -dr
#...
+10000: e1a00000 nop .*
+10004: e1a00000 nop .*
+10008: e1a00000 nop .*
+1000c: e1a00000 nop .*
+10010: eaffeffa b c000 <target>
+10010: R_ARM_PC24 target\+0xf+8
+10014: eaffeffd b c010 <target\+0x10>
+10014: R_ARM_PC24 target\+0x8

12
ld/testsuite/ld-arm/emit-relocs1.d Normal file
View File

@ -0,0 +1,12 @@
#source: emit-relocs1.s
#ld: -Ttext 0x10000 --defsym target=0xc000 -e0 --emit-relocs
#objdump: -dr
#...
+10000: e1a00000 nop .*
+10004: e1a00000 nop .*
+10008: e1a00000 nop .*
+1000c: e1a00000 nop .*
+10010: eaffeffa b c000 <target>
+10010: R_ARM_(JUMP|PC)24 target
+10014: eaffeffd b c010 <target\+0x10>
+10014: R_ARM_(JUMP|PC)24 target

6
ld/testsuite/ld-arm/emit-relocs1.s Normal file
View File

@ -0,0 +1,6 @@
nop
nop
nop
nop
b target
b target+16

6
ld/testsuite/ld-arm/vxworks1.dd
View File

@ -26,11 +26,11 @@ Disassembly of section \.plt:
Disassembly of section \.text: Disassembly of section \.text:
00080c00 <_start>: 00080c00 <_start>:
80c00: ebffff08 bl 80428 <.*> 80c00: ebffff08 bl 80828 <.*>
80c00: R_ARM_PC24 \.plt\+0x20 80c00: R_ARM_PC24 \.plt\+0x20
80c04: eb000000 bl 80c14 <sexternal\+0x8> 80c04: eb000000 bl 80c0c <sexternal>
80c04: R_ARM_PC24 sexternal\+0xfffffff8 80c04: R_ARM_PC24 sexternal\+0xfffffff8
80c08: eaffff00 b 80408 <.*> 80c08: eaffff00 b 80810 <.*>
80c08: R_ARM_PC24 \.plt\+0x8 80c08: R_ARM_PC24 \.plt\+0x8
00080c0c <sexternal>: 00080c0c <sexternal>: