* pdp11-opc.c: Fix "mark" operand type. Fix operand types
for float opcodes that take float operands. Add alternate names (xxxD vs. xxxF) for float opcodes. * pdp11-dis.c (print_operand): Clean up formatting for mode 67. (print_foperand): New function to handle float opcode operands. (print_insn_pdp11): Use print_foperand to disassemble float ops.
This commit is contained in:
Alan Modra
parent
e4b29ec6bd
commit
84dd1cffbf
|
|
@ -1,3 +1,12 @@
|
|||
2002-03-05 Paul Koning <pkoning@equallogic.com>
|
||||
|
||||
* pdp11-opc.c: Fix "mark" operand type. Fix operand types
|
||||
for float opcodes that take float operands. Add alternate
|
||||
names (xxxD vs. xxxF) for float opcodes.
|
||||
* pdp11-dis.c (print_operand): Clean up formatting for mode 67.
|
||||
(print_foperand): New function to handle float opcode operands.
|
||||
(print_insn_pdp11): Use print_foperand to disassemble float ops.
|
||||
|
||||
2002-02-27 Nick Clifton <nickc@cambridge.redhat.com>
|
||||
|
||||
* po/de.po: Updated.
|
||||
|
|
|
|||
|
|
@ -1,5 +1,5 @@
|
|||
/* Print DEC PDP-11 instructions.
|
||||
Copyright 2001 Free Software Foundation, Inc.
|
||||
Copyright 2001, 2002 Free Software Foundation, Inc.
|
||||
|
||||
This file is free software; you can redistribute it and/or modify
|
||||
it under the terms of the GNU General Public License as published by
|
||||
|
|
@ -38,6 +38,8 @@ static void print_reg PARAMS ((int reg, disassemble_info *info));
|
|||
static void print_freg PARAMS ((int freg, disassemble_info *info));
|
||||
static int print_operand PARAMS ((bfd_vma *memaddr, int code,
|
||||
disassemble_info *info));
|
||||
static int print_foperand PARAMS ((bfd_vma *memaddr, int code,
|
||||
disassemble_info *info));
|
||||
int print_insn_pdp11 PARAMS ((bfd_vma memaddr, disassemble_info *info));
|
||||
|
||||
static int
|
||||
|
|
@ -165,8 +167,10 @@ print_operand (memaddr, code, info)
|
|||
if (reg == 7)
|
||||
{
|
||||
bfd_vma address = *memaddr + sign_extend (disp);
|
||||
if (mode == 7)
|
||||
FPRINTF (F, "*");
|
||||
if (!(code & JUMP))
|
||||
FPRINTF (F, "*$");
|
||||
FPRINTF (F, "$");
|
||||
(*info->print_address_func) (address, info);
|
||||
}
|
||||
else
|
||||
|
|
@ -184,6 +188,23 @@ print_operand (memaddr, code, info)
|
|||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
print_foperand (memaddr, code, info)
|
||||
bfd_vma *memaddr;
|
||||
int code;
|
||||
disassemble_info *info;
|
||||
{
|
||||
int mode = (code >> 3) & 7;
|
||||
int reg = code & 7;
|
||||
|
||||
if (mode == 0)
|
||||
print_freg (reg, info);
|
||||
else
|
||||
return print_operand (memaddr, code, info);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
/* Print the PDP-11 instruction at address MEMADDR in debugged memory,
|
||||
on INFO->STREAM. Returns length of the instruction, in bytes. */
|
||||
|
||||
|
|
@ -230,6 +251,14 @@ print_insn_pdp11 (memaddr, info)
|
|||
if (print_operand (&memaddr, dst, info) < 0)
|
||||
return -1;
|
||||
goto done;
|
||||
case PDP11_OPCODE_FOP:
|
||||
FPRINTF (F, OP.name);
|
||||
FPRINTF (F, AFTER_INSTRUCTION);
|
||||
if (strcmp (OP.name, "jmp") == 0)
|
||||
dst |= JUMP;
|
||||
if (print_foperand (&memaddr, dst, info) < 0)
|
||||
return -1;
|
||||
goto done;
|
||||
case PDP11_OPCODE_REG_OP:
|
||||
FPRINTF (F, OP.name);
|
||||
FPRINTF (F, AFTER_INSTRUCTION);
|
||||
|
|
@ -248,6 +277,28 @@ print_insn_pdp11 (memaddr, info)
|
|||
FPRINTF (F, OPERAND_SEPARATOR);
|
||||
print_reg (src, info);
|
||||
goto done;
|
||||
case PDP11_OPCODE_AC_FOP:
|
||||
{
|
||||
int ac = (opcode & 0xe0) >> 6;
|
||||
FPRINTF (F, OP.name);
|
||||
FPRINTF (F, AFTER_INSTRUCTION);
|
||||
print_freg (ac, info);
|
||||
FPRINTF (F, OPERAND_SEPARATOR);
|
||||
if (print_foperand (&memaddr, dst, info) < 0)
|
||||
return -1;
|
||||
goto done;
|
||||
}
|
||||
case PDP11_OPCODE_FOP_AC:
|
||||
{
|
||||
int ac = (opcode & 0xe0) >> 6;
|
||||
FPRINTF (F, OP.name);
|
||||
FPRINTF (F, AFTER_INSTRUCTION);
|
||||
if (print_foperand (&memaddr, dst, info) < 0)
|
||||
return -1;
|
||||
FPRINTF (F, OPERAND_SEPARATOR);
|
||||
print_freg (ac, info);
|
||||
goto done;
|
||||
}
|
||||
case PDP11_OPCODE_AC_OP:
|
||||
{
|
||||
int ac = (opcode & 0xe0) >> 6;
|
||||
|
|
@ -259,6 +310,17 @@ print_insn_pdp11 (memaddr, info)
|
|||
return -1;
|
||||
goto done;
|
||||
}
|
||||
case PDP11_OPCODE_OP_AC:
|
||||
{
|
||||
int ac = (opcode & 0xe0) >> 6;
|
||||
FPRINTF (F, OP.name);
|
||||
FPRINTF (F, AFTER_INSTRUCTION);
|
||||
if (print_operand (&memaddr, dst, info) < 0)
|
||||
return -1;
|
||||
FPRINTF (F, OPERAND_SEPARATOR);
|
||||
print_freg (ac, info);
|
||||
goto done;
|
||||
}
|
||||
case PDP11_OPCODE_OP_OP:
|
||||
FPRINTF (F, OP.name);
|
||||
FPRINTF (F, AFTER_INSTRUCTION);
|
||||
|
|
|
|||
|
|
@ -1,5 +1,5 @@
|
|||
/* Opcode table for PDP-11.
|
||||
Copyright 2001 Free Software Foundation, Inc.
|
||||
Copyright 2001, 2002 Free Software Foundation, Inc.
|
||||
|
||||
This file is free software; you can redistribute it and/or modify
|
||||
it under the terms of the GNU General Public License as published by
|
||||
|
|
@ -86,7 +86,7 @@ const struct pdp11_opcode pdp11_opcodes[] =
|
|||
{ "rol", 0x0c40, 0xffc0, PDP11_OPCODE_OP, PDP11_BASIC },
|
||||
{ "asr", 0x0c80, 0xffc0, PDP11_OPCODE_OP, PDP11_BASIC },
|
||||
{ "asl", 0x0cc0, 0xffc0, PDP11_OPCODE_OP, PDP11_BASIC },
|
||||
{ "mark", 0x0d00, 0xffc0, PDP11_OPCODE_OP, PDP11_LEIS },
|
||||
{ "mark", 0x0d00, 0xffc0, PDP11_OPCODE_IMM6, PDP11_LEIS },
|
||||
{ "mfpi", 0x0d40, 0xffc0, PDP11_OPCODE_OP, PDP11_BASIC },
|
||||
{ "mtpi", 0x0d80, 0xffc0, PDP11_OPCODE_OP, PDP11_BASIC },
|
||||
{ "sxt", 0x0dc0, 0xffc0, PDP11_OPCODE_OP, PDP11_LEIS },
|
||||
|
|
@ -211,24 +211,28 @@ const struct pdp11_opcode pdp11_opcodes[] =
|
|||
{ "ldfps", 0xf040, 0xffc0, PDP11_OPCODE_OP, PDP11_FPP },
|
||||
{ "stfps", 0xf080, 0xffc0, PDP11_OPCODE_OP, PDP11_FPP },
|
||||
{ "stst", 0xf0c0, 0xffc0, PDP11_OPCODE_OP, PDP11_FPP },
|
||||
{ "clrf", 0xf100, 0xffc0, PDP11_OPCODE_OP, PDP11_FPP },
|
||||
{ "tstf", 0xf140, 0xffc0, PDP11_OPCODE_OP, PDP11_FPP },
|
||||
{ "absf", 0xf180, 0xffc0, PDP11_OPCODE_OP, PDP11_FPP },
|
||||
{ "negf", 0xf1c0, 0xffc0, PDP11_OPCODE_OP, PDP11_FPP },
|
||||
{ "mulf", 0xf200, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "modf", 0xf300, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "addf", 0xf400, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "ldf", 0xf500, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },/*movif*/
|
||||
{ "subf", 0xf600, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "cmpf", 0xf700, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "stf", 0xf800, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },/*movfi*/
|
||||
{ "divf", 0xf900, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "clrf", 0xf100, 0xffc0, PDP11_OPCODE_FOP, PDP11_FPP },
|
||||
{ "tstf", 0xf140, 0xffc0, PDP11_OPCODE_FOP, PDP11_FPP },
|
||||
{ "absf", 0xf180, 0xffc0, PDP11_OPCODE_FOP, PDP11_FPP },
|
||||
{ "negf", 0xf1c0, 0xffc0, PDP11_OPCODE_FOP, PDP11_FPP },
|
||||
{ "mulf", 0xf200, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "modf", 0xf300, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "addf", 0xf400, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "ldf", 0xf500, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },/*movif*/
|
||||
{ "subf", 0xf600, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "cmpf", 0xf700, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "stf", 0xf800, 0xff00, PDP11_OPCODE_AC_FOP, PDP11_FPP },/*movfi*/
|
||||
{ "divf", 0xf900, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "stexp", 0xfa00, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "stcfi", 0xfb00, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "stcff", 0xfc00, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },/* ? */
|
||||
{ "ldexp", 0xfd00, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "ldcif", 0xfe00, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "ldcff", 0xff00, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },/* ? */
|
||||
{ "stcff", 0xfc00, 0xff00, PDP11_OPCODE_AC_FOP, PDP11_FPP },/* ? */
|
||||
{ "ldexp", 0xfd00, 0xff00, PDP11_OPCODE_OP_AC, PDP11_FPP },
|
||||
{ "ldcif", 0xfe00, 0xff00, PDP11_OPCODE_OP_AC, PDP11_FPP },
|
||||
{ "ldcff", 0xff00, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },/* ? */
|
||||
/* This entry MUST be last; it is a "catch-all" entry that will match when no
|
||||
* other opcode entry matches during disassembly.
|
||||
*/
|
||||
{ "", 0x0000, 0x0000, PDP11_OPCODE_ILLEGAL, PDP11_NONE },
|
||||
};
|
||||
|
||||
const struct pdp11_opcode pdp11_aliases[] =
|
||||
|
|
@ -239,6 +243,29 @@ const struct pdp11_opcode pdp11_aliases[] =
|
|||
{ "bhis", 0x8600, 0xff00, PDP11_OPCODE_DISPL, PDP11_BASIC },
|
||||
{ "blo", 0x8700, 0xff00, PDP11_OPCODE_DISPL, PDP11_BASIC },
|
||||
{ "trap", 0x8900, 0xff00, PDP11_OPCODE_IMM8, PDP11_BASIC },
|
||||
/* fpp xxxd alternate names to xxxf opcodes */
|
||||
{ "clrd", 0xf100, 0xffc0, PDP11_OPCODE_FOP, PDP11_FPP },
|
||||
{ "tstd", 0xf140, 0xffc0, PDP11_OPCODE_FOP, PDP11_FPP },
|
||||
{ "absd", 0xf180, 0xffc0, PDP11_OPCODE_FOP, PDP11_FPP },
|
||||
{ "negd", 0xf1c0, 0xffc0, PDP11_OPCODE_FOP, PDP11_FPP },
|
||||
{ "muld", 0xf200, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "modd", 0xf300, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "addd", 0xf400, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "ldd", 0xf500, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },/*movif*/
|
||||
{ "subd", 0xf600, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "cmpd", 0xf700, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "std", 0xf800, 0xff00, PDP11_OPCODE_AC_FOP, PDP11_FPP },/*movfi*/
|
||||
{ "divd", 0xf900, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },
|
||||
{ "stcfl", 0xfb00, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "stcdi", 0xfb00, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "stcdl", 0xfb00, 0xff00, PDP11_OPCODE_AC_OP, PDP11_FPP },
|
||||
{ "stcfd", 0xfc00, 0xff00, PDP11_OPCODE_AC_FOP, PDP11_FPP },/* ? */
|
||||
{ "stcdf", 0xfc00, 0xff00, PDP11_OPCODE_AC_FOP, PDP11_FPP },/* ? */
|
||||
{ "ldcid", 0xfe00, 0xff00, PDP11_OPCODE_OP_AC, PDP11_FPP },
|
||||
{ "ldclf", 0xfe00, 0xff00, PDP11_OPCODE_OP_AC, PDP11_FPP },
|
||||
{ "ldcld", 0xfe00, 0xff00, PDP11_OPCODE_OP_AC, PDP11_FPP },
|
||||
{ "ldcfd", 0xff00, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },/* ? */
|
||||
{ "ldcdf", 0xff00, 0xff00, PDP11_OPCODE_FOP_AC, PDP11_FPP },/* ? */
|
||||
};
|
||||
|
||||
const int pdp11_num_opcodes = sizeof pdp11_opcodes / sizeof pdp11_opcodes[0];
|
||||
|
|
|
|||
Loading…
Reference in New Issue