OpenE2K
/
binutils-gdb
12
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

sim: bfin: fix typos in large constants in tests 

Truncate constants that are larger than 32bits but get loaded into 32bit
registers.  These high bits don't get used and don't really make sense.
This commit is contained in:
Mike Frysinger 2012-03-25 06:43:43 +00:00
parent e0645b3035
commit 8f784a0e6a
6 changed files with 13 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
sim/testsuite/sim/bfin/ChangeLog
View File

@ -1,3 +1,11 @@
2012-03-25 Mike Frysinger <vapier@gentoo.org>
* c_dsp32mac_dr_a1a0.s: Change 0x12efbc5569 to 0xefbc5569.
* c_dsp32mac_dr_a1a0_iutsh.s: Change 0x12efbc556 to 0x2efbc556.
* c_dsp32mac_dr_a1a0_m.s: Change 0x12efbc5569 to 0xefbc5569.
* c_dsp32shift_vmaxvmax.s: Change 0xa11002001 to 0x11002001.
* c_dsp32shiftim_af_s.s: Change 0x3a1230001 to 0xa1230001.
2012-03-19 Mike Frysinger <vapier@gentoo.org>
* se_all64bitg0opcodes.S, se_all64bitg1opcodes.S,

2
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s
View File

@ -14,7 +14,7 @@
imm32 r1, 0xb2bcfec7;
imm32 r2, 0xc1348679;
imm32 r3, 0xd0049007;
imm32 r4, 0x12efbc5569;
imm32 r4, 0xefbc5569;
imm32 r5, 0xcd35560b;
imm32 r6, 0xe00c807d;
imm32 r7, 0xf78e9008;

2
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s
View File

@ -14,7 +14,7 @@
imm32 r1, 0xb2bcfec7;
imm32 r2, 0xc1348679;
imm32 r3, 0xd0049007;
imm32 r4, 0x12efbc556;
imm32 r4, 0x2efbc556;
imm32 r5, 0xcd35560b;
imm32 r6, 0xe00c807d;
imm32 r7, 0xf78e9008;

2
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s
View File

@ -14,7 +14,7 @@
imm32 r1, 0xb2bcfec7;
imm32 r2, 0xc1348679;
imm32 r3, 0xd0049007;
imm32 r4, 0x12efbc5569;
imm32 r4, 0xefbc5569;
imm32 r5, 0xcd35560b;
imm32 r6, 0xe00c807d;
imm32 r7, 0xf78e9008;

2
sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s
View File

@ -33,7 +33,7 @@ CHECKREG r5, 0x71004300;
CHECKREG r6, 0x81007100;
CHECKREG r7, 0x19008100;
imm32 r0, 0xa11002001;
imm32 r0, 0x11002001;
imm32 r1, 0xd2001001;
imm32 r2, 0x14301302;
imm32 r3, 0x43001003;

2
sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s
View File

@ -33,7 +33,7 @@ CHECKREG r5, 0x80000000;
CHECKREG r6, 0x80000000;
CHECKREG r7, 0x80000000;
imm32 r0, 0x3a1230001;
imm32 r0, 0xa1230001;
imm32 r1, 0x1e345678;
imm32 r2, 0x23f56789;
imm32 r3, 0x34db789a;