MIPS: Add support for P6600
gas/ * config/tc-mips.c (mips_cpu_info_table): Update comment. Add p6600 entry. * doc/c-mips.texi: Document p6600 -march option.
This commit is contained in:
parent
4e21640f67
commit
a4968f42e7
|
@ -1,3 +1,9 @@
|
||||||
|
2016-05-20 Matthew Fortune <matthew.fortune@imgtec.com>
|
||||||
|
|
||||||
|
* config/tc-mips.c (mips_cpu_info_table): Update comment. Add
|
||||||
|
p6600 entry.
|
||||||
|
* doc/c-mips.texi: Document p6600 -march option.
|
||||||
|
|
||||||
2016-05-20 H.J. Lu <hongjiu.lu@intel.com>
|
2016-05-20 H.J. Lu <hongjiu.lu@intel.com>
|
||||||
|
|
||||||
PR gas/19600
|
PR gas/19600
|
||||||
|
|
|
@ -18756,8 +18756,9 @@ static const struct mips_cpu_info mips_cpu_info_table[] =
|
||||||
MIPS64R2 rather than MIPS64. */
|
MIPS64R2 rather than MIPS64. */
|
||||||
{ "xlp", 0, 0, ISA_MIPS64R2, CPU_XLR },
|
{ "xlp", 0, 0, ISA_MIPS64R2, CPU_XLR },
|
||||||
|
|
||||||
/* i6400. */
|
/* MIPS 64 Release 6 */
|
||||||
{ "i6400", 0, ASE_MSA, ISA_MIPS64R6, CPU_MIPS64R6},
|
{ "i6400", 0, ASE_MSA, ISA_MIPS64R6, CPU_MIPS64R6},
|
||||||
|
{ "p6600", 0, ASE_VIRT | ASE_MSA, ISA_MIPS64R6, CPU_MIPS64R6},
|
||||||
|
|
||||||
/* End marker */
|
/* End marker */
|
||||||
{ NULL, 0, 0, 0, 0 }
|
{ NULL, 0, 0, 0, 0 }
|
||||||
|
|
|
@ -387,6 +387,7 @@ p5600,
|
||||||
sb1,
|
sb1,
|
||||||
sb1a,
|
sb1a,
|
||||||
i6400,
|
i6400,
|
||||||
|
p6600,
|
||||||
loongson2e,
|
loongson2e,
|
||||||
loongson2f,
|
loongson2f,
|
||||||
loongson3a,
|
loongson3a,
|
||||||
|
|
Loading…
Reference in New Issue