MIPS/opcodes: Remove microMIPS 48-bit LI instruction
The 48-bit LI instruction encoding has been removed from the microMIPS ISA and no implementation ever made that included it. * micromips-opc.c (micromips_opcodes): Remove #ifdef-ed out 48-bit "li" encoding.
This commit is contained in:
parent
1d7c96351a
commit
a6c7053929
@ -1,3 +1,8 @@
|
||||
2014-08-21 Maciej W. Rozycki <macro@codesourcery.com>
|
||||
|
||||
* micromips-opc.c (micromips_opcodes): Remove #ifdef-ed out
|
||||
48-bit "li" encoding.
|
||||
|
||||
2014-08-19 Andreas Arnez <arnez@linux.vnet.ibm.com>
|
||||
|
||||
* s390-dis.c (s390_insn_length, s390_insn_matches_opcode)
|
||||
|
@ -296,10 +296,6 @@ const struct mips_opcode micromips_opcodes[] =
|
||||
{"li", "md,mI", 0xec00, 0xfc00, WR_1, 0, I1, 0, 0 },
|
||||
{"li", "t,j", 0x30000000, 0xfc1f0000, WR_1, INSN2_ALIAS, I1, 0, 0 }, /* addiu */
|
||||
{"li", "t,i", 0x50000000, 0xfc1f0000, WR_1, INSN2_ALIAS, I1, 0, 0 }, /* ori */
|
||||
#if 0
|
||||
/* Disabled until we can handle 48-bit opcodes. */
|
||||
{"li", "s,I", 0x7c0000010000, 0xfc00001f0000, WR_t, 0, I3, 0, 0 }, /* li48 */
|
||||
#endif
|
||||
{"li", "t,I", 0, (int) M_LI, INSN_MACRO, 0, I1, 0, 0 },
|
||||
{"move", "d,s", 0, (int) M_MOVE, INSN_MACRO, 0, I1, 0, 0 },
|
||||
{"move", "mp,mj", 0x0c00, 0xfc00, WR_1|RD_2, 0, I1, 0, 0 },
|
||||
|
Loading…
Reference in New Issue
Block a user