gas/testsuite/
2008-08-28 Jan Beulich <jbeulich@novell.com>
* gas/i386/intel.s: Add retf.
* gas/i386/intel.{d,e}: Adjust.
* gas/i386/opcode-intel.d: Replace lret with retf.
opcodes/
2008-08-28 Jan Beulich <jbeulich@novell.com>
* i386-dis.c (dis386): Adjust far return mnemonics.
* i386-opc.tbl: Add retf.
* i386-tbl.h: Re-generate.
This commit is contained in:
Jan Beulich
parent
b19d538532
commit
ddab3d5917
|
|
@ -1,3 +1,9 @@
|
|||
2008-08-28 Jan Beulich <jbeulich@novell.com>
|
||||
|
||||
* gas/i386/intel.s: Add retf.
|
||||
* gas/i386/intel.{d,e}: Adjust.
|
||||
* gas/i386/opcode-intel.d: Replace lret with retf.
|
||||
|
||||
2008-08-28 Jan Beulich <jbeulich@novell.com>
|
||||
|
||||
* gas/i386/gas/i386/opcode-suffix.d: Add suffixes to cmovXX.
|
||||
|
|
|
|||
File diff suppressed because it is too large
Load Diff
|
|
@ -3,15 +3,15 @@
|
|||
.*:155: Warning: Treating `\[0x90909090\]' as memory reference
|
||||
.*:156: Warning: Treating `\[0x90909090\]' as memory reference
|
||||
.*:157: Warning: Treating `\[0x90909090\]' as memory reference
|
||||
.*:492: Warning: Treating `\[0x90909090\]' as memory reference
|
||||
.*:493: Warning: Treating `\[0x90909090\]' as memory reference
|
||||
.*:631: Warning: translating to `faddp'
|
||||
.*:640: Warning: translating to `fdivp'
|
||||
.*:649: Warning: translating to `fdivp st,st\(3\)'
|
||||
.*:650: Warning: translating to `fdivrp'
|
||||
.*:659: Warning: translating to `fdivrp st,st\(3\)'
|
||||
.*:660: Warning: translating to `fmulp'
|
||||
.*:669: Warning: translating to `fsubp'
|
||||
.*:670: Warning: translating to `fsubrp'
|
||||
.*:678: Warning: translating to `fsubp st,st\(3\)'
|
||||
.*:688: Warning: translating to `fsubrp st,st\(3\)'
|
||||
.*:494: Warning: Treating `\[0x90909090\]' as memory reference
|
||||
.*:495: Warning: Treating `\[0x90909090\]' as memory reference
|
||||
.*:635: Warning: translating to `faddp'
|
||||
.*:644: Warning: translating to `fdivp'
|
||||
.*:653: Warning: translating to `fdivp st,st\(3\)'
|
||||
.*:654: Warning: translating to `fdivrp'
|
||||
.*:663: Warning: translating to `fdivrp st,st\(3\)'
|
||||
.*:664: Warning: translating to `fmulp'
|
||||
.*:673: Warning: translating to `fsubp'
|
||||
.*:674: Warning: translating to `fsubrp'
|
||||
.*:682: Warning: translating to `fsubp st,st\(3\)'
|
||||
.*:692: Warning: translating to `fsubrp st,st\(3\)'
|
||||
|
|
|
|||
|
|
@ -193,6 +193,8 @@ foo:
|
|||
mov dword ptr 0x90909090[eax], 0x90909090
|
||||
enter 0x9090, 0x90
|
||||
leave
|
||||
retf 0x9090
|
||||
retf
|
||||
lret 0x9090
|
||||
lret
|
||||
int3
|
||||
|
|
@ -513,6 +515,8 @@ foo:
|
|||
mov word ptr 0x90909090[eax], 0x9090
|
||||
enterw 0x9090, 0x90
|
||||
leavew
|
||||
retfw 0x9090
|
||||
retfw
|
||||
lretw 0x9090
|
||||
lretw
|
||||
iretw
|
||||
|
|
|
|||
|
|
@ -200,8 +200,8 @@ Disassembly of section .text:
|
|||
*[0-9a-f]+: c7 80 90 90 90 90 90 90 90 90[ ]+mov[ ]+DWORD PTR \[eax-0x6f6f6f70\],0x90909090
|
||||
*[0-9a-f]+: c8 90 90 90[ ]+enter[ ]+0x9090,0x90
|
||||
*[0-9a-f]+: c9[ ]+leave[ ]*
|
||||
*[0-9a-f]+: ca 90 90[ ]+lret[ ]+0x9090
|
||||
*[0-9a-f]+: cb[ ]+lret[ ]*
|
||||
*[0-9a-f]+: ca 90 90[ ]+retf[ ]+0x9090
|
||||
*[0-9a-f]+: cb[ ]+retf[ ]*
|
||||
*[0-9a-f]+: cc[ ]+int3[ ]*
|
||||
*[0-9a-f]+: cd 90[ ]+int[ ]+0x90
|
||||
*[0-9a-f]+: ce[ ]+into[ ]*
|
||||
|
|
@ -537,9 +537,9 @@ Disassembly of section .text:
|
|||
*[0-9a-f]+: 66[ ]+data16
|
||||
*[0-9a-f]+: c9[ ]+leave[ ]*
|
||||
*[0-9a-f]+: 66[ ]+data16
|
||||
*[0-9a-f]+: ca 90 90[ ]+lret[ ]+0x9090
|
||||
*[0-9a-f]+: ca 90 90[ ]+retf[ ]+0x9090
|
||||
*[0-9a-f]+: 66[ ]+data16
|
||||
*[0-9a-f]+: cb[ ]+lret[ ]*
|
||||
*[0-9a-f]+: cb[ ]+retf[ ]*
|
||||
*[0-9a-f]+: 66[ ]+data16
|
||||
*[0-9a-f]+: cf[ ]+iret[ ]*
|
||||
*[0-9a-f]+: 66 d1 90 90 90 90 90[ ]+rcl[ ]+WORD PTR \[eax-0x6f6f6f70\],1
|
||||
|
|
|
|||
|
|
@ -1,3 +1,9 @@
|
|||
2008-08-28 Jan Beulich <jbeulich@novell.com>
|
||||
|
||||
* i386-dis.c (dis386): Adjust far return mnemonics.
|
||||
* i386-opc.tbl: Add retf.
|
||||
* i386-tbl.h: Re-generate.
|
||||
|
||||
2008-08-28 Jan Beulich <jbeulich@novell.com>
|
||||
|
||||
* i386-dis.c (dis386_twobyte): Adjust cmovXX mnemonics.
|
||||
|
|
|
|||
|
|
@ -1530,8 +1530,8 @@ static const struct dis386 dis386[] = {
|
|||
/* c8 */
|
||||
{ "enterT", { Iw, Ib } },
|
||||
{ "leaveT", { XX } },
|
||||
{ "lretP", { Iw } },
|
||||
{ "lretP", { XX } },
|
||||
{ "Jret{|f}P", { Iw } },
|
||||
{ "Jret{|f}P", { XX } },
|
||||
{ "int3", { XX } },
|
||||
{ "int", { Ib } },
|
||||
{ X86_64_TABLE (X86_64_CE) },
|
||||
|
|
|
|||
|
|
@ -346,6 +346,10 @@ ret, 0, 0xc3, None, 1, Cpu64, DefaultSize|No_bSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex
|
|||
ret, 1, 0xc2, None, 1, Cpu64, DefaultSize|No_bSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex64, { Imm16 }
|
||||
lret, 0, 0xcb, None, 1, 0, DefaultSize|No_bSuf|No_sSuf|No_ldSuf, { 0 }
|
||||
lret, 1, 0xca, None, 1, 0, DefaultSize|No_bSuf|No_sSuf|No_ldSuf, { Imm16 }
|
||||
// Intel Syntax.
|
||||
retf, 0, 0xcb, None, 1, 0, DefaultSize|No_bSuf|No_sSuf|No_ldSuf, { 0 }
|
||||
retf, 1, 0xca, None, 1, 0, DefaultSize|No_bSuf|No_sSuf|No_ldSuf, { Imm16 }
|
||||
|
||||
enter, 2, 0xc8, None, 1, Cpu186|CpuNo64, DefaultSize|No_bSuf|No_sSuf|No_qSuf|No_ldSuf, { Imm16, Imm8 }
|
||||
enter, 2, 0xc8, None, 1, Cpu64, DefaultSize|No_bSuf|No_lSuf|No_sSuf|No_ldSuf|NoRex64, { Imm16, Imm8 }
|
||||
leave, 0, 0xc9, None, 1, Cpu186|CpuNo64, DefaultSize|No_bSuf|No_sSuf|No_qSuf|No_ldSuf, { 0 }
|
||||
|
|
|
|||
|
|
@ -2530,6 +2530,24 @@ const template i386_optab[] =
|
|||
{ { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0 } } } },
|
||||
{ "retf", 0, 0xcb, None, 1,
|
||||
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },
|
||||
{ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1,
|
||||
0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
|
||||
{ { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0 } } } },
|
||||
{ "retf", 1, 0xca, None, 1,
|
||||
{ { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },
|
||||
{ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1,
|
||||
0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
|
||||
{ { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0 } } } },
|
||||
{ "enter", 2, 0xc8, None, 1,
|
||||
{ { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
|
||||
0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0 } },
|
||||
|
|
|
|||
Loading…
Reference in New Issue