OpenE2K/binutils-gdb
12
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Last of the instruction tests.

Browse Source
This commit is contained in:
Nick Clifton 1998-02-20 19:01:58 +00:00
parent 47558b4c64
commit f83a90c419
2 changed files with 37 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
sim/testsuite/ChangeLog
View File

@ -1,3 +1,13 @@
Fri Feb 20 11:00:02 1998 Nick Clifton <nickc@cygnus.com>
* sim/m32r/addv.cgs: Test ADDV instruction.
* sim/m32r/addv3.cgs: Test ADDV3 instruction.
* sim/m32r/addx.cgs: Test ADDX instruction.
* sim/m32r/lock.cgs: Test LOCK instruction.
* sim/m32r/neg.cgs: Test NEG instruction.
* sim/m32r/not.cgs: Test NOT instruction.
* sim/m32r/unlock.cgs: Test UNLOCK instruction.
Thu Feb 19 11:15:45 1998 Nick Clifton <nickc@cygnus.com>
* sim/m32r/testutils.inc (mvaddr_h_gr): new macro to load an

27
sim/testsuite/sim/m32r/unlock.cgs Normal file
View File

@ -0,0 +1,27 @@
# m32r testcase for unlock $src1,@$src2
# mach(): m32r m32rx
.include "testutils.inc"
start
.global unlock
unlock:
mvaddr_h_gr r4, data_loc
mvi_h_gr r5, 1
lock r5, @r4
mvi_h_gr r5, 0
unlock r5, @r4
test_h_gr r5, 1
mvi_h_gr r5, 0
unlock r5, @r4 ; This should be a nop since the processor should be unlocked.
test_h_gr r5, 0
pass
data_loc:
.word 0