OpenE2K
/
binutils-gdb
12
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Adds a space between the operands of the RL78's MOV instruction for consistency with the disassembling of other instructions. 

* rl78-decode.opc (MOV): Added space between two operands for
	'mov' instruction in index addressing mode.
	* rl78-decode.c: Regenerate.
This commit is contained in:
Vinay 2015-02-23 17:16:30 +00:00 committed by Nick Clifton
parent 5518c738a4
commit fd63f640f6
3 changed files with 14 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
opcodes/ChangeLog
View File

@ -1,3 +1,9 @@
2015-02-23 Vinay <Vinay.G@kpit.com>
* rl78-decode.opc (MOV): Added space between two operands for
'mov' instruction in index addressing mode.
* rl78-decode.c: Regenerate.
2015-02-19 Pedro Alves <palves@redhat.com>
* microblaze-dis.h [__cplusplus]: Wrap in extern "C".

12
opcodes/rl78-decode.c
View File

@ -4490,14 +4490,14 @@ rl78_decode_opcode (unsigned long pc AU,
break;
case 0x99:
{
/** 1001 1001 mov %e0,%1 */
/** 1001 1001 mov %e0, %1 */
if (trace)
{
printf ("\033[33m%s\033[0m %02x\n",
"/** 1001 1001 mov %e0,%1 */",
"/** 1001 1001 mov %e0, %1 */",
op[0]);
}
SYNTAX("mov %e0,%1");
SYNTAX("mov %e0, %1");
#line 614 "rl78-decode.opc"
ID(mov); DM(DE, 0); SR(A);
@ -4520,14 +4520,14 @@ rl78_decode_opcode (unsigned long pc AU,
break;
case 0x9b:
{
/** 1001 1011 mov %e0,%1 */
/** 1001 1011 mov %e0, %1 */
if (trace)
{
printf ("\033[33m%s\033[0m %02x\n",
"/** 1001 1011 mov %e0,%1 */",
"/** 1001 1011 mov %e0, %1 */",
op[0]);
}
SYNTAX("mov %e0,%1");
SYNTAX("mov %e0, %1");
#line 623 "rl78-decode.opc"
ID(mov); DM(HL, 0); SR(A);

4
opcodes/rl78-decode.opc
View File

@ -610,7 +610,7 @@ rl78_decode_opcode (unsigned long pc AU,
/** 1001 1111 mov %e!0, %1 */
ID(mov); DM(None, IMMU(2)); SR(A);
/** 1001 1001 mov %e0,%1 */
/** 1001 1001 mov %e0, %1 */
ID(mov); DM(DE, 0); SR(A);
/** 1100 1010 mov %e0, #%1 */
@ -619,7 +619,7 @@ rl78_decode_opcode (unsigned long pc AU,
/** 1001 1010 mov %e0, %1 */
ID(mov); DM(DE, IMMU(1)); SR(A);
/** 1001 1011 mov %e0,%1 */
/** 1001 1011 mov %e0, %1 */
ID(mov); DM(HL, 0); SR(A);
/** 0110 0001 1101 1001 mov %e0, %1 */