Richard Sandiford 60b63b728f [gas/]
* doc/c-mips.texi: Add entries for -march=vr4120,vr4130,vr4181,
	vr5400 and vr5500.  Add entry for -mfix-vr4122-bugs.
	* config/tc-mips.c (CPU_HAS_DROR, CPU_HAS_ROR): New macros.
	(hilo_interlocks): True for CPU_VR5500.
	(gpr_interlocks, cop_interlocks): True for CPU_VR5400 and CPU_VR5500.
	(mips_fix_vr4122_bugs): New.
	(append_insn): Work around 4122 errors if mips_fix_vr4122_bugs.
	(mips_emit_delays): Likewise.
	(macro2) [M_DROLI]: Use dror or dror32 if CPU_HAS_DROR.
	[M_ROLI]: Likewise ror if CPU_HAS_ROR.
	(validate_mips_insn, mips_ip): Handle '[', ']', 'e' and '%'.
	(OPTION_FIX_VR4122, OPTION_NO_FIX_VR4122): New options.
	(md_longopts): Add -mfix-vr4122-bugs and -no-mfix-vr4122-bugs.
	(OPTION_ELF_BASE): Bump.
	(md_parse_option): Handle the new options.
	(mips_cpu_info_table): Add entries for vr4120, vr4130, vr4181,
	vr5400 and vr5500.

[gas/testsuite/]
	* gas/mips/mips4100.[sd]: Move dmadd16 and madd16 checks to...
	* gas/mips/vr4111.[sd]: ...this new test.
	* gas/mips/vr4120.[sd],
	* gas/mips/vr4122.[sd],
	* gas/mips/vr5400.[sd],
	* gas/mips/vr5500.[sd]: New tests.
	* mips.exp: Run them.
2002-09-30 12:04:54 +00:00
..
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-27 19:29:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-30 12:04:54 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-08-28 10:38:51 +00:00
2002-09-05 00:01:18 +00:00
2002-09-26 22:04:19 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00
2002-09-05 00:01:18 +00:00