ae0a84af70
* interp.c (RAISE_EXCEPTION_IF_IN_DELAY_SLOT): New macro. (in_delay_slot): New flag variable. (Delay_Slot): Set in_delay_slot. (sim_resume): Reset in_delay_slot after leaving code switch. * gencode.c (op tab): Call RAISE_EXCEPTION_IF_IN_DELAY_SLOT for all instructions not allowed in delay slots. Commited by Corinna Vinschen <vinschen@redhat.com> Introduce SH2a support. * interp.c: Change type of jump table to short. Add various macros. (sim_load): Save the bfd machine code. (sim_create_inferior): Ditto. (union saved_state_type): Add tbr, ibnr and ibcr registers. Move bfd_mach to end of struct. Add regstack pointer. (init_dsp): Don't swap contents of sh_dsp_table any more. Instead use it directly in its own switch statement. Allocate space for 512 register banks. (do_long_move_insn): New function. (do_blog_insn): Ditto. (trap): Use trap #13 and trap #14 to set ibnr and ibcr. * gencode.c: Move movx/movy insns into separate switch statement. (op tab): Add sh2a insns. Reject instructions that are disabled on that chip. (gensim_caselist): Generate default case here instead of in caller. (gensim): Generate two separate switch statements. Call gensim_caselist once for each (for movsxy_tab and for tab). Add tokens for r15 and multiple regs. (conflict_warn, warn_conflicts): Add for debugging. |
||
|---|---|---|
| .. | ||
| arm | ||
| common | ||
| d10v | ||
| d30v | ||
| erc32 | ||
| fr30 | ||
| frv | ||
| h8300 | ||
| h8500 | ||
| i960 | ||
| igen | ||
| m32r | ||
| m68hc11 | ||
| mcore | ||
| mips | ||
| mn10200 | ||
| mn10300 | ||
| ppc | ||
| sh | ||
| sh64 | ||
| testsuite | ||
| v850 | ||
| z8k | ||
| ChangeLog | ||
| configure | ||
| configure.in | ||
| MAINTAINERS | ||
| Makefile.in | ||
| README-HACKING | ||