216 lines
5.6 KiB
C
216 lines
5.6 KiB
C
#include <stdio.h>
|
|
#include <ctype.h>
|
|
#include <limits.h>
|
|
#include "ansidecl.h"
|
|
#include "callback.h"
|
|
#include "opcode/d10v.h"
|
|
#include "bfd.h"
|
|
|
|
#define DEBUG_TRACE 0x00000001
|
|
#define DEBUG_VALUES 0x00000002
|
|
#define DEBUG_LINE_NUMBER 0x00000004
|
|
#define DEBUG_MEMSIZE 0x00000008
|
|
#define DEBUG_INSTRUCTION 0x00000010
|
|
|
|
#ifndef DEBUG
|
|
#define DEBUG (DEBUG_TRACE | DEBUG_VALUES | DEBUG_LINE_NUMBER)
|
|
#endif
|
|
|
|
extern int d10v_debug;
|
|
|
|
#if UCHAR_MAX == 255
|
|
typedef unsigned char uint8;
|
|
typedef signed char int8;
|
|
#else
|
|
#error "Char is not an 8-bit type"
|
|
#endif
|
|
|
|
#if SHRT_MAX == 32767
|
|
typedef unsigned short uint16;
|
|
typedef signed short int16;
|
|
#else
|
|
#error "Short is not a 16-bit type"
|
|
#endif
|
|
|
|
#if INT_MAX == 2147483647
|
|
typedef unsigned int uint32;
|
|
typedef signed int int32;
|
|
|
|
#elif LONG_MAX == 2147483647
|
|
typedef unsigned long uint32;
|
|
typedef signed long int32;
|
|
|
|
#else
|
|
#error "Neither int nor long is a 32-bit type"
|
|
#endif
|
|
|
|
#if LONG_MAX > 2147483647
|
|
typedef unsigned long uint64;
|
|
typedef signed long int64;
|
|
|
|
#elif __GNUC__
|
|
typedef unsigned long long uint64;
|
|
typedef signed long long int64;
|
|
|
|
#else
|
|
#error "Can't find an appropriate 64-bit type"
|
|
#endif
|
|
|
|
/* FIXME: D10V defines */
|
|
typedef uint16 reg_t;
|
|
|
|
struct simops
|
|
{
|
|
long opcode;
|
|
long mask;
|
|
int format;
|
|
int cycles;
|
|
int unit;
|
|
int exec_type;
|
|
void (*func)();
|
|
int numops;
|
|
int operands[9];
|
|
};
|
|
|
|
enum _ins_type
|
|
{
|
|
INS_UNKNOWN, /* unknown instruction */
|
|
INS_COND_TRUE, /* # times EXExxx executed other instruction */
|
|
INS_COND_FALSE, /* # times EXExxx did not execute other instruction */
|
|
INS_COND_JUMP, /* # times JUMP skipped other instruction */
|
|
INS_CYCLES, /* # cycles */
|
|
INS_LONG, /* long instruction (both containers, ie FM == 11) */
|
|
INS_LEFTRIGHT, /* # times instruction encoded as L -> R (ie, FM == 01) */
|
|
INS_RIGHTLEFT, /* # times instruction encoded as L <- R (ie, FM == 10) */
|
|
INS_PARALLEL, /* # times instruction encoded as L || R (ie, RM == 00) */
|
|
|
|
INS_LEFT, /* normal left instructions */
|
|
INS_LEFT_PARALLEL, /* left side of || */
|
|
INS_LEFT_COND_TEST, /* EXExx test on left side */
|
|
INS_LEFT_COND_EXE, /* execution after EXExxx test on right side succeeded */
|
|
INS_LEFT_NOPS, /* NOP on left side */
|
|
|
|
INS_RIGHT, /* normal right instructions */
|
|
INS_RIGHT_PARALLEL, /* right side of || */
|
|
INS_RIGHT_COND_TEST, /* EXExx test on right side */
|
|
INS_RIGHT_COND_EXE, /* execution after EXExxx test on left side succeeded */
|
|
INS_RIGHT_NOPS, /* NOP on right side */
|
|
|
|
INS_MAX
|
|
};
|
|
|
|
extern unsigned long ins_type_counters[ (int)INS_MAX ];
|
|
|
|
struct _state
|
|
{
|
|
reg_t regs[16]; /* general-purpose registers */
|
|
reg_t cregs[16]; /* control registers */
|
|
int64 a[2]; /* accumulators */
|
|
uint8 SM;
|
|
uint8 EA;
|
|
uint8 DB;
|
|
uint8 IE;
|
|
uint8 RP;
|
|
uint8 MD;
|
|
uint8 FX;
|
|
uint8 ST;
|
|
uint8 F0;
|
|
uint8 F1;
|
|
uint8 C;
|
|
uint8 exe;
|
|
int exception;
|
|
/* everything below this line is not reset by sim_create_inferior() */
|
|
uint8 *imem;
|
|
uint8 *dmem;
|
|
uint8 *umem[128];
|
|
enum _ins_type ins_type;
|
|
} State;
|
|
|
|
extern host_callback *d10v_callback;
|
|
extern uint16 OP[4];
|
|
extern struct simops Simops[];
|
|
extern asection *text;
|
|
extern bfd_vma text_start;
|
|
extern bfd_vma text_end;
|
|
extern bfd *exec_bfd;
|
|
|
|
#define PC (State.cregs[2])
|
|
#define PSW (State.cregs[0])
|
|
#define BPSW (State.cregs[1])
|
|
#define BPC (State.cregs[3])
|
|
#define RPT_C (State.cregs[7])
|
|
#define RPT_S (State.cregs[8])
|
|
#define RPT_E (State.cregs[9])
|
|
#define MOD_S (State.cregs[10])
|
|
#define MOD_E (State.cregs[11])
|
|
#define IBA (State.cregs[14])
|
|
|
|
#define SIG_D10V_STOP -1
|
|
#define SIG_D10V_EXIT -2
|
|
|
|
#define SEXT3(x) ((((x)&0x7)^(~3))+4)
|
|
|
|
/* sign-extend a 4-bit number */
|
|
#define SEXT4(x) ((((x)&0xf)^(~7))+8)
|
|
|
|
/* sign-extend an 8-bit number */
|
|
#define SEXT8(x) ((((x)&0xff)^(~0x7f))+0x80)
|
|
|
|
/* sign-extend a 16-bit number */
|
|
#define SEXT16(x) ((((x)&0xffff)^(~0x7fff))+0x8000)
|
|
|
|
/* sign-extend a 32-bit number */
|
|
#define SEXT32(x) ((((x)&0xffffffffLL)^(~0x7fffffffLL))+0x80000000LL)
|
|
|
|
/* sign extend a 40 bit number */
|
|
#define SEXT40(x) ((((x)&0xffffffffffLL)^(~0x7fffffffffLL))+0x8000000000LL)
|
|
|
|
/* sign extend a 44 bit number */
|
|
#define SEXT44(x) ((((x)&0xfffffffffffLL)^(~0x7ffffffffffLL))+0x80000000000LL)
|
|
|
|
/* sign extend a 60 bit number */
|
|
#define SEXT60(x) ((((x)&0xfffffffffffffffLL)^(~0x7ffffffffffffffLL))+0x800000000000000LL)
|
|
|
|
#define MAX32 0x7fffffffLL
|
|
#define MIN32 0xff80000000LL
|
|
#define MASK32 0xffffffffLL
|
|
#define MASK40 0xffffffffffLL
|
|
|
|
#define INC_ADDR(x,i) x = ((State.MD && x == MOD_E) ? MOD_S : (x)+(i))
|
|
|
|
extern uint8 *dmem_addr PARAMS ((uint32));
|
|
extern bfd_vma decode_pc PARAMS ((void));
|
|
|
|
#define RB(x) (*(dmem_addr(x)))
|
|
#define SB(addr,data) ( RB(addr) = (data & 0xff))
|
|
|
|
#if defined(__GNUC__) && defined(__OPTIMIZE__) && !defined(NO_ENDIAN_INLINE)
|
|
#define ENDIAN_INLINE static __inline__
|
|
#include "endian.c"
|
|
#undef ENDIAN_INLINE
|
|
|
|
#else
|
|
extern uint32 get_longword PARAMS ((uint8 *));
|
|
extern uint16 get_word PARAMS ((uint8 *));
|
|
extern int64 get_longlong PARAMS ((uint8 *));
|
|
extern void write_word PARAMS ((uint8 *addr, uint16 data));
|
|
extern void write_longword PARAMS ((uint8 *addr, uint32 data));
|
|
extern void write_longlong PARAMS ((uint8 *addr, int64 data));
|
|
#endif
|
|
|
|
#define SW(addr,data) write_word(dmem_addr(addr),data)
|
|
#define RW(x) get_word(dmem_addr(x))
|
|
#define SLW(addr,data) write_longword(dmem_addr(addr),data)
|
|
#define RLW(x) get_longword(dmem_addr(x))
|
|
#define READ_16(x) get_word(x)
|
|
#define WRITE_16(addr,data) write_word(addr,data)
|
|
#define READ_64(x) get_longlong(x)
|
|
#define WRITE_64(addr,data) write_longlong(addr,data)
|
|
|
|
#define IMAP0 RW(0xff00)
|
|
#define IMAP1 RW(0xff02)
|
|
#define DMAP RW(0xff04)
|
|
#define SET_IMAP0(x) SW(0xff00,x)
|
|
#define SET_IMAP1(x) SW(0xff02,x)
|
|
#define SET_DMAP(x) SW(0xff04,x)
|