156 lines
5.0 KiB
C
156 lines
5.0 KiB
C
/* Target-dependent header for the MIPS architecture, for GDB, the GNU Debugger.
|
|
|
|
Copyright (C) 2002, 2003, 2007, 2008, 2009 Free Software Foundation, Inc.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef MIPS_TDEP_H
|
|
#define MIPS_TDEP_H
|
|
|
|
struct gdbarch;
|
|
|
|
/* All the possible MIPS ABIs. */
|
|
enum mips_abi
|
|
{
|
|
MIPS_ABI_UNKNOWN = 0,
|
|
MIPS_ABI_N32,
|
|
MIPS_ABI_O32,
|
|
MIPS_ABI_N64,
|
|
MIPS_ABI_O64,
|
|
MIPS_ABI_EABI32,
|
|
MIPS_ABI_EABI64,
|
|
MIPS_ABI_LAST
|
|
};
|
|
|
|
/* Return the MIPS ABI associated with GDBARCH. */
|
|
enum mips_abi mips_abi (struct gdbarch *gdbarch);
|
|
|
|
/* Return the MIPS ISA's register size. Just a short cut to the BFD
|
|
architecture's word size. */
|
|
extern int mips_isa_regsize (struct gdbarch *gdbarch);
|
|
|
|
/* Return the current index for various MIPS registers. */
|
|
struct mips_regnum
|
|
{
|
|
int pc;
|
|
int fp0;
|
|
int fp_implementation_revision;
|
|
int fp_control_status;
|
|
int badvaddr; /* Bad vaddr for addressing exception. */
|
|
int cause; /* Describes last exception. */
|
|
int hi; /* Multiply/divide temp. */
|
|
int lo; /* ... */
|
|
};
|
|
extern const struct mips_regnum *mips_regnum (struct gdbarch *gdbarch);
|
|
|
|
/* Some MIPS boards don't support floating point while others only
|
|
support single-precision floating-point operations. */
|
|
|
|
enum mips_fpu_type
|
|
{
|
|
MIPS_FPU_DOUBLE, /* Full double precision floating point. */
|
|
MIPS_FPU_SINGLE, /* Single precision floating point (R4650). */
|
|
MIPS_FPU_NONE /* No floating point. */
|
|
};
|
|
|
|
/* MIPS specific per-architecture information */
|
|
struct gdbarch_tdep
|
|
{
|
|
/* from the elf header */
|
|
int elf_flags;
|
|
|
|
/* mips options */
|
|
enum mips_abi mips_abi;
|
|
enum mips_abi found_abi;
|
|
enum mips_fpu_type mips_fpu_type;
|
|
int mips_last_arg_regnum;
|
|
int mips_last_fp_arg_regnum;
|
|
int default_mask_address_p;
|
|
/* Is the target using 64-bit raw integer registers but only
|
|
storing a left-aligned 32-bit value in each? */
|
|
int mips64_transfers_32bit_regs_p;
|
|
/* Indexes for various registers. IRIX and embedded have
|
|
different values. This contains the "public" fields. Don't
|
|
add any that do not need to be public. */
|
|
const struct mips_regnum *regnum;
|
|
/* Register names table for the current register set. */
|
|
const char **mips_processor_reg_names;
|
|
|
|
/* The size of register data available from the target, if known.
|
|
This doesn't quite obsolete the manual
|
|
mips64_transfers_32bit_regs_p, since that is documented to force
|
|
left alignment even for big endian (very strange). */
|
|
int register_size_valid_p;
|
|
int register_size;
|
|
|
|
/* Return the expected next PC if FRAME is stopped at a syscall
|
|
instruction. */
|
|
CORE_ADDR (*syscall_next_pc) (struct frame_info *frame);
|
|
};
|
|
|
|
/* Register numbers of various important registers. */
|
|
|
|
enum
|
|
{
|
|
MIPS_ZERO_REGNUM = 0, /* Read-only register, always 0. */
|
|
MIPS_AT_REGNUM = 1,
|
|
MIPS_V0_REGNUM = 2, /* Function integer return value. */
|
|
MIPS_A0_REGNUM = 4, /* Loc of first arg during a subr call */
|
|
MIPS_T9_REGNUM = 25, /* Contains address of callee in PIC. */
|
|
MIPS_SP_REGNUM = 29,
|
|
MIPS_RA_REGNUM = 31,
|
|
MIPS_PS_REGNUM = 32, /* Contains processor status. */
|
|
MIPS_EMBED_LO_REGNUM = 33,
|
|
MIPS_EMBED_HI_REGNUM = 34,
|
|
MIPS_EMBED_BADVADDR_REGNUM = 35,
|
|
MIPS_EMBED_CAUSE_REGNUM = 36,
|
|
MIPS_EMBED_PC_REGNUM = 37,
|
|
MIPS_EMBED_FP0_REGNUM = 38,
|
|
MIPS_UNUSED_REGNUM = 73, /* Never used, FIXME */
|
|
MIPS_FIRST_EMBED_REGNUM = 74, /* First CP0 register for embedded use. */
|
|
MIPS_PRID_REGNUM = 89, /* Processor ID. */
|
|
MIPS_LAST_EMBED_REGNUM = 89 /* Last one. */
|
|
};
|
|
|
|
/* Defined in mips-tdep.c and used in remote-mips.c */
|
|
extern void deprecated_mips_set_processor_regs_hack (void);
|
|
|
|
/* Instruction sizes and other useful constants. */
|
|
enum
|
|
{
|
|
MIPS_INSN16_SIZE = 2,
|
|
MIPS_INSN32_SIZE = 4,
|
|
/* The number of floating-point or integer registers. */
|
|
MIPS_NUMREGS = 32
|
|
};
|
|
|
|
/* Single step based on where the current instruction will take us. */
|
|
extern int mips_software_single_step (struct frame_info *frame);
|
|
|
|
/* Tell if the program counter value in MEMADDR is in a MIPS16
|
|
function. */
|
|
extern int mips_pc_is_mips16 (bfd_vma memaddr);
|
|
|
|
/* Return the currently configured (or set) saved register size. */
|
|
extern unsigned int mips_abi_regsize (struct gdbarch *gdbarch);
|
|
|
|
/* Target descriptions which only indicate the size of general
|
|
registers. */
|
|
extern struct target_desc *mips_tdesc_gp32;
|
|
extern struct target_desc *mips_tdesc_gp64;
|
|
|
|
#endif /* MIPS_TDEP_H */
|