695344c018
* aout-adobe.c: Add missing c-format tags for translatable strings. * aout-cris.c: Likewise. * aoutx.h: Likewise. * bfd.c: Likewise. * binary.c: Likewise. * cache.c: Likewise. * coff-alpha.c: Likewise. * coff-arm.c: Likewise. * coff-i860.c: Likewise. * coff-mcore.c: Likewise. * coff-ppc.c: Likewise. * coff-rs6000.c: Likewise. * coff-sh.c: Likewise. * coff-tic4x.c: Likewise. * coff-tic54x.c: Likewise. * coff-tic80.c: Likewise. * coff64-rs6000.c: Likewise. * coffcode.h: Likewise. * coffgen.c: Likewise. * cofflink.c: Likewise. * coffswap.h: Likewise. * cpu-arm.c: Likewise. * dwarf2.c: Likewise. * ecoff.c: Likewise. * elf-attrs.c: Likewise. * elf-eh-frame.c: Likewise. * elf-ifunc.c: Likewise. * elf-m10300.c: Likewise. * elf-s390-common.c: Likewise. * elf.c: Likewise. * elf32-arc.c: Likewise. * elf32-arm.c: Likewise. * elf32-avr.c: Likewise. * elf32-bfin.c: Likewise. * elf32-cr16.c: Likewise. * elf32-cr16c.c: Likewise. * elf32-cris.c: Likewise. * elf32-crx.c: Likewise. * elf32-d10v.c: Likewise. * elf32-d30v.c: Likewise. * elf32-epiphany.c: Likewise. * elf32-fr30.c: Likewise. * elf32-frv.c: Likewise. * elf32-gen.c: Likewise. * elf32-hppa.c: Likewise. * elf32-i370.c: Likewise. * elf32-i386.c: Likewise. * elf32-i960.c: Likewise. * elf32-ip2k.c: Likewise. * elf32-iq2000.c: Likewise. * elf32-lm32.c: Likewise. * elf32-m32c.c: Likewise. * elf32-m32r.c: Likewise. * elf32-m68hc11.c: Likewise. * elf32-m68hc12.c: Likewise. * elf32-m68hc1x.c: Likewise. * elf32-m68k.c: Likewise. * elf32-mcore.c: Likewise. * elf32-mep.c: Likewise. * elf32-metag.c: Likewise. * elf32-microblaze.c: Likewise. * elf32-moxie.c: Likewise. * elf32-msp430.c: Likewise. * elf32-mt.c: Likewise. * elf32-nds32.c: Likewise. * elf32-nios2.c: Likewise. * elf32-or1k.c: Likewise. * elf32-pj.c: Likewise. * elf32-ppc.c: Likewise. * elf32-rl78.c: Likewise. * elf32-rx.c: Likewise. * elf32-s390.c: Likewise. * elf32-score.c: Likewise. * elf32-score7.c: Likewise. * elf32-sh-symbian.c: Likewise. * elf32-sh.c: Likewise. * elf32-sh64.c: Likewise. * elf32-spu.c: Likewise. * elf32-tic6x.c: Likewise. * elf32-tilepro.c: Likewise. * elf32-v850.c: Likewise. * elf32-vax.c: Likewise. * elf32-visium.c: Likewise. * elf32-xgate.c: Likewise. * elf32-xtensa.c: Likewise. * elf64-alpha.c: Likewise. * elf64-gen.c: Likewise. * elf64-hppa.c: Likewise. * elf64-ia64-vms.c: Likewise. * elf64-mmix.c: Likewise. * elf64-ppc.c: Likewise. * elf64-s390.c: Likewise. * elf64-sh64.c: Likewise. * elf64-sparc.c: Likewise. * elf64-x86-64.c: Likewise. * elfcode.h: Likewise. * elfcore.h: Likewise. * elflink.c: Likewise. * elfnn-aarch64.c: Likewise. * elfnn-ia64.c: Likewise. * elfxx-mips.c: Likewise. * elfxx-sparc.c: Likewise. * elfxx-tilegx.c: Likewise. * ieee.c: Likewise. * ihex.c: Likewise. * libbfd.c: Likewise. * linker.c: Likewise. * m68klinux.c: Likewise. * mach-o.c: Likewise. * merge.c: Likewise. * mmo.c: Likewise. * oasys.c: Likewise. * pdp11.c: Likewise. * pe-mips.c: Likewise. * peXXigen.c: Likewise. * pei-x86_64.c: Likewise. * peicode.h: Likewise. * ppcboot.c: Likewise. * reloc.c: Likewise. * sparclinux.c: Likewise. * srec.c: Likewise. * stabs.c: Likewise. * vms-alpha.c: Likewise. * vms-lib.c: Likewise. * xcofflink.c: Likewise.
292 lines
10 KiB
C
292 lines
10 KiB
C
/* BFD back-end for TMS320C4X coff binaries.
|
|
Copyright (C) 1996-2016 Free Software Foundation, Inc.
|
|
|
|
Contributed by Michael Hayes (m.hayes@elec.canterbury.ac.nz)
|
|
|
|
This file is part of BFD, the Binary File Descriptor library.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA
|
|
02110-1301, USA. */
|
|
|
|
#include "sysdep.h"
|
|
#include "bfd.h"
|
|
#include "libbfd.h"
|
|
#include "bfdlink.h"
|
|
#include "coff/tic4x.h"
|
|
#include "coff/internal.h"
|
|
#include "libcoff.h"
|
|
|
|
#undef F_LSYMS
|
|
#define F_LSYMS F_LSYMS_TICOFF
|
|
|
|
static reloc_howto_type *
|
|
coff_tic4x_rtype_to_howto (bfd *, asection *, struct internal_reloc *,
|
|
struct coff_link_hash_entry *,
|
|
struct internal_syment *, bfd_vma *);
|
|
static void
|
|
tic4x_reloc_processing (arelent *, struct internal_reloc *,
|
|
asymbol **, bfd *, asection *);
|
|
|
|
/* Replace the stock _bfd_coff_is_local_label_name to recognize TI COFF local
|
|
labels. */
|
|
static bfd_boolean
|
|
ticoff_bfd_is_local_label_name (bfd *abfd ATTRIBUTE_UNUSED,
|
|
const char *name)
|
|
{
|
|
if (TICOFF_LOCAL_LABEL_P(name))
|
|
return TRUE;
|
|
return FALSE;
|
|
}
|
|
|
|
#define coff_bfd_is_local_label_name ticoff_bfd_is_local_label_name
|
|
|
|
#define RELOC_PROCESSING(RELENT,RELOC,SYMS,ABFD,SECT)\
|
|
tic4x_reloc_processing (RELENT,RELOC,SYMS,ABFD,SECT)
|
|
|
|
/* Customize coffcode.h; the default coff_ functions are set up to use
|
|
COFF2; coff_bad_format_hook uses BADMAG, so set that for COFF2.
|
|
The COFF1 and COFF0 vectors use custom _bad_format_hook procs
|
|
instead of setting BADMAG. */
|
|
#define BADMAG(x) COFF2_BADMAG(x)
|
|
|
|
#undef coff_rtype_to_howto
|
|
#define coff_rtype_to_howto coff_tic4x_rtype_to_howto
|
|
|
|
#ifndef bfd_pe_print_pdata
|
|
#define bfd_pe_print_pdata NULL
|
|
#endif
|
|
|
|
#include "coffcode.h"
|
|
|
|
static bfd_reloc_status_type
|
|
tic4x_relocation (bfd *abfd ATTRIBUTE_UNUSED,
|
|
arelent *reloc_entry,
|
|
asymbol *symbol ATTRIBUTE_UNUSED,
|
|
void * data ATTRIBUTE_UNUSED,
|
|
asection *input_section,
|
|
bfd *output_bfd,
|
|
char **error_message ATTRIBUTE_UNUSED)
|
|
{
|
|
if (output_bfd != (bfd *) NULL)
|
|
{
|
|
/* This is a partial relocation, and we want to apply the
|
|
relocation to the reloc entry rather than the raw data.
|
|
Modify the reloc inplace to reflect what we now know. */
|
|
reloc_entry->address += input_section->output_offset;
|
|
return bfd_reloc_ok;
|
|
}
|
|
return bfd_reloc_continue;
|
|
}
|
|
|
|
reloc_howto_type tic4x_howto_table[] =
|
|
{
|
|
HOWTO(R_RELWORD, 0, 2, 16, FALSE, 0, complain_overflow_signed, tic4x_relocation, "RELWORD", TRUE, 0x0000ffff, 0x0000ffff, FALSE),
|
|
HOWTO(R_REL24, 0, 2, 24, FALSE, 0, complain_overflow_bitfield, tic4x_relocation, "REL24", TRUE, 0x00ffffff, 0x00ffffff, FALSE),
|
|
HOWTO(R_RELLONG, 0, 2, 32, FALSE, 0, complain_overflow_dont, tic4x_relocation, "RELLONG", TRUE, 0xffffffff, 0xffffffff, FALSE),
|
|
HOWTO(R_PCRWORD, 0, 2, 16, TRUE, 0, complain_overflow_signed, tic4x_relocation, "PCRWORD", TRUE, 0x0000ffff, 0x0000ffff, FALSE),
|
|
HOWTO(R_PCR24, 0, 2, 24, TRUE, 0, complain_overflow_signed, tic4x_relocation, "PCR24", TRUE, 0x00ffffff, 0x00ffffff, FALSE),
|
|
HOWTO(R_PARTLS16, 0, 2, 16, FALSE, 0, complain_overflow_dont, tic4x_relocation, "PARTLS16", TRUE, 0x0000ffff, 0x0000ffff, FALSE),
|
|
HOWTO(R_PARTMS8, 16, 2, 16, FALSE, 0, complain_overflow_dont, tic4x_relocation, "PARTMS8", TRUE, 0x0000ffff, 0x0000ffff, FALSE),
|
|
HOWTO(R_RELWORD, 0, 2, 16, FALSE, 0, complain_overflow_signed, tic4x_relocation, "ARELWORD", TRUE, 0x0000ffff, 0x0000ffff, FALSE),
|
|
HOWTO(R_REL24, 0, 2, 24, FALSE, 0, complain_overflow_signed, tic4x_relocation, "AREL24", TRUE, 0x00ffffff, 0x00ffffff, FALSE),
|
|
HOWTO(R_RELLONG, 0, 2, 32, FALSE, 0, complain_overflow_signed, tic4x_relocation, "ARELLONG", TRUE, 0xffffffff, 0xffffffff, FALSE),
|
|
HOWTO(R_PCRWORD, 0, 2, 16, TRUE, 0, complain_overflow_signed, tic4x_relocation, "APCRWORD", TRUE, 0x0000ffff, 0x0000ffff, FALSE),
|
|
HOWTO(R_PCR24, 0, 2, 24, TRUE, 0, complain_overflow_signed, tic4x_relocation, "APCR24", TRUE, 0x00ffffff, 0x00ffffff, FALSE),
|
|
HOWTO(R_PARTLS16, 0, 2, 16, FALSE, 0, complain_overflow_dont, tic4x_relocation, "APARTLS16", TRUE, 0x0000ffff, 0x0000ffff, FALSE),
|
|
HOWTO(R_PARTMS8, 16, 2, 16, FALSE, 0, complain_overflow_dont, tic4x_relocation, "APARTMS8", TRUE, 0x0000ffff, 0x0000ffff, FALSE),
|
|
};
|
|
#define HOWTO_SIZE (sizeof(tic4x_howto_table) / sizeof(tic4x_howto_table[0]))
|
|
|
|
#undef coff_bfd_reloc_type_lookup
|
|
#define coff_bfd_reloc_type_lookup tic4x_coff_reloc_type_lookup
|
|
#undef coff_bfd_reloc_name_lookup
|
|
#define coff_bfd_reloc_name_lookup tic4x_coff_reloc_name_lookup
|
|
|
|
/* For the case statement use the code values used tc_gen_reloc (defined in
|
|
bfd/reloc.c) to map to the howto table entries. */
|
|
|
|
static reloc_howto_type *
|
|
tic4x_coff_reloc_type_lookup (bfd *abfd ATTRIBUTE_UNUSED,
|
|
bfd_reloc_code_real_type code)
|
|
{
|
|
unsigned int type;
|
|
unsigned int i;
|
|
|
|
switch (code)
|
|
{
|
|
case BFD_RELOC_32: type = R_RELLONG; break;
|
|
case BFD_RELOC_24: type = R_REL24; break;
|
|
case BFD_RELOC_16: type = R_RELWORD; break;
|
|
case BFD_RELOC_24_PCREL: type = R_PCR24; break;
|
|
case BFD_RELOC_16_PCREL: type = R_PCRWORD; break;
|
|
case BFD_RELOC_HI16: type = R_PARTMS8; break;
|
|
case BFD_RELOC_LO16: type = R_PARTLS16; break;
|
|
default:
|
|
return NULL;
|
|
}
|
|
|
|
for (i = 0; i < HOWTO_SIZE; i++)
|
|
{
|
|
if (tic4x_howto_table[i].type == type)
|
|
return tic4x_howto_table + i;
|
|
}
|
|
return NULL;
|
|
}
|
|
|
|
static reloc_howto_type *
|
|
tic4x_coff_reloc_name_lookup (bfd *abfd ATTRIBUTE_UNUSED,
|
|
const char *r_name)
|
|
{
|
|
unsigned int i;
|
|
|
|
for (i = 0;
|
|
i < sizeof (tic4x_howto_table) / sizeof (tic4x_howto_table[0]);
|
|
i++)
|
|
if (tic4x_howto_table[i].name != NULL
|
|
&& strcasecmp (tic4x_howto_table[i].name, r_name) == 0)
|
|
return &tic4x_howto_table[i];
|
|
|
|
return NULL;
|
|
}
|
|
|
|
/* Code to turn a r_type into a howto ptr, uses the above howto table.
|
|
Called after some initial checking by the tic4x_rtype_to_howto fn
|
|
below. */
|
|
static void
|
|
tic4x_lookup_howto (arelent *internal,
|
|
struct internal_reloc *dst)
|
|
{
|
|
unsigned int i;
|
|
int bank = (dst->r_symndx == -1) ? HOWTO_BANK : 0;
|
|
|
|
for (i = 0; i < HOWTO_SIZE; i++)
|
|
{
|
|
if (tic4x_howto_table[i].type == dst->r_type)
|
|
{
|
|
internal->howto = tic4x_howto_table + i + bank;
|
|
return;
|
|
}
|
|
}
|
|
|
|
_bfd_error_handler (_("Unrecognized reloc type 0x%x"),
|
|
(unsigned int) dst->r_type);
|
|
abort();
|
|
}
|
|
|
|
static reloc_howto_type *
|
|
coff_tic4x_rtype_to_howto (bfd *abfd ATTRIBUTE_UNUSED,
|
|
asection *sec,
|
|
struct internal_reloc *rel,
|
|
struct coff_link_hash_entry *h ATTRIBUTE_UNUSED,
|
|
struct internal_syment *sym ATTRIBUTE_UNUSED,
|
|
bfd_vma *addendp)
|
|
{
|
|
arelent genrel;
|
|
|
|
if (rel->r_symndx == -1 && addendp != NULL)
|
|
/* This is a TI "internal relocation", which means that the relocation
|
|
amount is the amount by which the current section is being relocated
|
|
in the output section. */
|
|
*addendp = (sec->output_section->vma + sec->output_offset) - sec->vma;
|
|
|
|
tic4x_lookup_howto (&genrel, rel);
|
|
|
|
return genrel.howto;
|
|
}
|
|
|
|
|
|
static void
|
|
tic4x_reloc_processing (arelent *relent,
|
|
struct internal_reloc *reloc,
|
|
asymbol **symbols,
|
|
bfd *abfd,
|
|
asection *section)
|
|
{
|
|
asymbol *ptr;
|
|
|
|
relent->address = reloc->r_vaddr;
|
|
|
|
if (reloc->r_symndx != -1)
|
|
{
|
|
if (reloc->r_symndx < 0 || reloc->r_symndx >= obj_conv_table_size (abfd))
|
|
{
|
|
_bfd_error_handler
|
|
/* xgettext: c-format */
|
|
(_("%s: warning: illegal symbol index %ld in relocs"),
|
|
bfd_get_filename (abfd), reloc->r_symndx);
|
|
relent->sym_ptr_ptr = bfd_abs_section_ptr->symbol_ptr_ptr;
|
|
ptr = NULL;
|
|
}
|
|
else
|
|
{
|
|
relent->sym_ptr_ptr = (symbols
|
|
+ obj_convert (abfd)[reloc->r_symndx]);
|
|
ptr = *(relent->sym_ptr_ptr);
|
|
}
|
|
}
|
|
else
|
|
{
|
|
relent->sym_ptr_ptr = section->symbol_ptr_ptr;
|
|
ptr = *(relent->sym_ptr_ptr);
|
|
}
|
|
|
|
/* The symbols definitions that we have read in have been relocated
|
|
as if their sections started at 0. But the offsets refering to
|
|
the symbols in the raw data have not been modified, so we have to
|
|
have a negative addend to compensate.
|
|
|
|
Note that symbols which used to be common must be left alone. */
|
|
|
|
/* Calculate any reloc addend by looking at the symbol. */
|
|
CALC_ADDEND (abfd, ptr, *reloc, relent);
|
|
|
|
relent->address -= section->vma;
|
|
/* !! relent->section = (asection *) NULL; */
|
|
|
|
/* Fill in the relent->howto field from reloc->r_type. */
|
|
tic4x_lookup_howto (relent, reloc);
|
|
}
|
|
|
|
|
|
/* TI COFF v0, DOS tools (little-endian headers). */
|
|
CREATE_LITTLE_COFF_TARGET_VEC(tic4x_coff0_vec, "coff0-tic4x",
|
|
0, SEC_CODE | SEC_READONLY, '_',
|
|
NULL, &ticoff0_swap_table);
|
|
|
|
/* TI COFF v0, SPARC tools (big-endian headers). */
|
|
CREATE_BIGHDR_COFF_TARGET_VEC(tic4x_coff0_beh_vec, "coff0-beh-tic4x",
|
|
0, SEC_CODE | SEC_READONLY, '_',
|
|
&tic4x_coff0_vec, &ticoff0_swap_table);
|
|
|
|
/* TI COFF v1, DOS tools (little-endian headers). */
|
|
CREATE_LITTLE_COFF_TARGET_VEC(tic4x_coff1_vec, "coff1-tic4x",
|
|
0, SEC_CODE | SEC_READONLY, '_',
|
|
&tic4x_coff0_beh_vec, &ticoff1_swap_table);
|
|
|
|
/* TI COFF v1, SPARC tools (big-endian headers). */
|
|
CREATE_BIGHDR_COFF_TARGET_VEC(tic4x_coff1_beh_vec, "coff1-beh-tic4x",
|
|
0, SEC_CODE | SEC_READONLY, '_',
|
|
&tic4x_coff1_vec, &ticoff1_swap_table);
|
|
|
|
/* TI COFF v2, TI DOS tools output (little-endian headers). */
|
|
CREATE_LITTLE_COFF_TARGET_VEC(tic4x_coff2_vec, "coff2-tic4x",
|
|
0, SEC_CODE | SEC_READONLY, '_',
|
|
&tic4x_coff1_beh_vec, COFF_SWAP_TABLE);
|
|
|
|
/* TI COFF v2, TI SPARC tools output (big-endian headers). */
|
|
CREATE_BIGHDR_COFF_TARGET_VEC(tic4x_coff2_beh_vec, "coff2-beh-tic4x",
|
|
0, SEC_CODE | SEC_READONLY, '_',
|
|
&tic4x_coff2_vec, COFF_SWAP_TABLE);
|