e23eba971d
bfd * Makefile.am: Add entries for riscv32-elf and riscv64-elf. * config.bdf: Likewise. * configure.ac: Likewise. * Makefile.in: Regenerate. * configure: Regenerate. * archures.c: Add bfd_riscv_arch. * reloc.c: Add riscv relocs. * targets.c: Add riscv_elf32_vec and riscv_elf64_vec. * bfd-in2.h: Regenerate. * libbfd.h: Regenerate. * elf-bfd.h: Add RISCV_ELF_DATA to enum elf_target_id. * elfnn-riscv.c: New file. * elfxx-riscv.c: New file. * elfxx-riscv.h: New file. binutils* readelf.c (guess_is_rela): Add EM_RISCV. (get_machine_name): Likewise. (dump_relocations): Add support for riscv relocations. (get_machine_flags): Add support for riscv flags. (is_32bit_abs_reloc): Add R_RISCV_32. (is_64bit_abs_reloc): Add R_RISCV_64. (is_none_reloc): Add R_RISCV_NONE. * testsuite/binutils-all/objdump.exp (cpus_expected): Add riscv. Expect the debug_ranges test to fail. gas * Makefile.am: Add riscv files. * Makefile.in: Regenerate. * NEWS: Mention the support for this architecture. * configure.in: Define a default architecture. * configure: Regenerate. * configure.tgt: Add entries for riscv. * doc/as.texinfo: Likewise. * testsuite/gas/all/gas.exp: Expect the redef tests to fail. * testsuite/gas/elf/elf.exp: Expect the groupauto tests to fail. * config/tc-riscv.c: New file. * config/tc-riscv.h: New file. * doc/c-riscv.texi: New file. * testsuite/gas/riscv: New directory. * testsuite/gas/riscv/riscv.exp: New file. * testsuite/gas/riscv/t_insns.d: New file. * testsuite/gas/riscv/t_insns.s: New file. ld * Makefile.am: Add riscv files. * Makefile.in: Regenerate. * NEWS: Mention the support for this target. * configure.tgt: Add riscv entries. * emulparams/elf32lriscv-defs.sh: New file. * emulparams/elf32lriscv.sh: New file. * emulparams/elf64lriscv-defs.sh: New file. * emulparams/elf64lriscv.sh: New file. * emultempl/riscvelf.em: New file. opcodes * configure.ac: Add entry for bfd_riscv_arch. * configure: Regenerate. * disassemble.c (disassembler): Add support for riscv. (disassembler_usage): Likewise. * riscv-dis.c: New file. * riscv-opc.c: New file. include * dis-asm.h: Add prototypes for print_insn_riscv and print_riscv_disassembler_options. * elf/riscv.h: New file. * opcode/riscv-opc.h: New file. * opcode/riscv.h: New file.
650 lines
14 KiB
C
650 lines
14 KiB
C
/* Select disassembly routine for specified architecture.
|
|
Copyright (C) 1994-2016 Free Software Foundation, Inc.
|
|
|
|
This file is part of the GNU opcodes library.
|
|
|
|
This library is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
|
|
MA 02110-1301, USA. */
|
|
|
|
#include "sysdep.h"
|
|
#include "dis-asm.h"
|
|
|
|
#ifdef ARCH_all
|
|
#define ARCH_aarch64
|
|
#define ARCH_alpha
|
|
#define ARCH_arc
|
|
#define ARCH_arm
|
|
#define ARCH_avr
|
|
#define ARCH_bfin
|
|
#define ARCH_cr16
|
|
#define ARCH_cris
|
|
#define ARCH_crx
|
|
#define ARCH_d10v
|
|
#define ARCH_d30v
|
|
#define ARCH_dlx
|
|
#define ARCH_epiphany
|
|
#define ARCH_fr30
|
|
#define ARCH_frv
|
|
#define ARCH_ft32
|
|
#define ARCH_h8300
|
|
#define ARCH_h8500
|
|
#define ARCH_hppa
|
|
#define ARCH_i370
|
|
#define ARCH_i386
|
|
#define ARCH_i860
|
|
#define ARCH_i960
|
|
#define ARCH_ia64
|
|
#define ARCH_ip2k
|
|
#define ARCH_iq2000
|
|
#define ARCH_lm32
|
|
#define ARCH_m32c
|
|
#define ARCH_m32r
|
|
#define ARCH_m68hc11
|
|
#define ARCH_m68hc12
|
|
#define ARCH_m68k
|
|
#define ARCH_m88k
|
|
#define ARCH_mcore
|
|
#define ARCH_mep
|
|
#define ARCH_metag
|
|
#define ARCH_microblaze
|
|
#define ARCH_mips
|
|
#define ARCH_mmix
|
|
#define ARCH_mn10200
|
|
#define ARCH_mn10300
|
|
#define ARCH_moxie
|
|
#define ARCH_mt
|
|
#define ARCH_msp430
|
|
#define ARCH_nds32
|
|
#define ARCH_nios2
|
|
#define ARCH_ns32k
|
|
#define ARCH_or1k
|
|
#define ARCH_pdp11
|
|
#define ARCH_pj
|
|
#define ARCH_powerpc
|
|
#define ARCH_rs6000
|
|
#define ARCH_rl78
|
|
#define ARCH_rx
|
|
#define ARCH_s390
|
|
#define ARCH_score
|
|
#define ARCH_sh
|
|
#define ARCH_sparc
|
|
#define ARCH_spu
|
|
#define ARCH_tic30
|
|
#define ARCH_tic4x
|
|
#define ARCH_tic54x
|
|
#define ARCH_tic6x
|
|
#define ARCH_tic80
|
|
#define ARCH_tilegx
|
|
#define ARCH_tilepro
|
|
#define ARCH_v850
|
|
#define ARCH_vax
|
|
#define ARCH_visium
|
|
#define ARCH_w65
|
|
#define ARCH_xstormy16
|
|
#define ARCH_xc16x
|
|
#define ARCH_xgate
|
|
#define ARCH_xtensa
|
|
#define ARCH_z80
|
|
#define ARCH_z8k
|
|
#define INCLUDE_SHMEDIA
|
|
#endif
|
|
|
|
#ifdef ARCH_m32c
|
|
#include "m32c-desc.h"
|
|
#endif
|
|
|
|
disassembler_ftype
|
|
disassembler (bfd *abfd)
|
|
{
|
|
enum bfd_architecture a = bfd_get_arch (abfd);
|
|
disassembler_ftype disassemble;
|
|
|
|
switch (a)
|
|
{
|
|
/* If you add a case to this table, also add it to the
|
|
ARCH_all definition right above this function. */
|
|
#ifdef ARCH_aarch64
|
|
case bfd_arch_aarch64:
|
|
disassemble = print_insn_aarch64;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_alpha
|
|
case bfd_arch_alpha:
|
|
disassemble = print_insn_alpha;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_arc
|
|
case bfd_arch_arc:
|
|
disassemble = arc_get_disassembler (abfd);
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_arm
|
|
case bfd_arch_arm:
|
|
if (bfd_big_endian (abfd))
|
|
disassemble = print_insn_big_arm;
|
|
else
|
|
disassemble = print_insn_little_arm;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_avr
|
|
case bfd_arch_avr:
|
|
disassemble = print_insn_avr;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_bfin
|
|
case bfd_arch_bfin:
|
|
disassemble = print_insn_bfin;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_cr16
|
|
case bfd_arch_cr16:
|
|
disassemble = print_insn_cr16;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_cris
|
|
case bfd_arch_cris:
|
|
disassemble = cris_get_disassembler (abfd);
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_crx
|
|
case bfd_arch_crx:
|
|
disassemble = print_insn_crx;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_d10v
|
|
case bfd_arch_d10v:
|
|
disassemble = print_insn_d10v;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_d30v
|
|
case bfd_arch_d30v:
|
|
disassemble = print_insn_d30v;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_dlx
|
|
case bfd_arch_dlx:
|
|
/* As far as I know we only handle big-endian DLX objects. */
|
|
disassemble = print_insn_dlx;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_h8300
|
|
case bfd_arch_h8300:
|
|
if (bfd_get_mach (abfd) == bfd_mach_h8300h
|
|
|| bfd_get_mach (abfd) == bfd_mach_h8300hn)
|
|
disassemble = print_insn_h8300h;
|
|
else if (bfd_get_mach (abfd) == bfd_mach_h8300s
|
|
|| bfd_get_mach (abfd) == bfd_mach_h8300sn
|
|
|| bfd_get_mach (abfd) == bfd_mach_h8300sx
|
|
|| bfd_get_mach (abfd) == bfd_mach_h8300sxn)
|
|
disassemble = print_insn_h8300s;
|
|
else
|
|
disassemble = print_insn_h8300;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_h8500
|
|
case bfd_arch_h8500:
|
|
disassemble = print_insn_h8500;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_hppa
|
|
case bfd_arch_hppa:
|
|
disassemble = print_insn_hppa;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_i370
|
|
case bfd_arch_i370:
|
|
disassemble = print_insn_i370;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_i386
|
|
case bfd_arch_i386:
|
|
case bfd_arch_iamcu:
|
|
case bfd_arch_l1om:
|
|
case bfd_arch_k1om:
|
|
disassemble = print_insn_i386;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_i860
|
|
case bfd_arch_i860:
|
|
disassemble = print_insn_i860;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_i960
|
|
case bfd_arch_i960:
|
|
disassemble = print_insn_i960;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_ia64
|
|
case bfd_arch_ia64:
|
|
disassemble = print_insn_ia64;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_ip2k
|
|
case bfd_arch_ip2k:
|
|
disassemble = print_insn_ip2k;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_epiphany
|
|
case bfd_arch_epiphany:
|
|
disassemble = print_insn_epiphany;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_fr30
|
|
case bfd_arch_fr30:
|
|
disassemble = print_insn_fr30;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_lm32
|
|
case bfd_arch_lm32:
|
|
disassemble = print_insn_lm32;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_m32r
|
|
case bfd_arch_m32r:
|
|
disassemble = print_insn_m32r;
|
|
break;
|
|
#endif
|
|
#if defined(ARCH_m68hc11) || defined(ARCH_m68hc12) \
|
|
|| defined(ARCH_9s12x) || defined(ARCH_m9s12xg)
|
|
case bfd_arch_m68hc11:
|
|
disassemble = print_insn_m68hc11;
|
|
break;
|
|
case bfd_arch_m68hc12:
|
|
disassemble = print_insn_m68hc12;
|
|
break;
|
|
case bfd_arch_m9s12x:
|
|
disassemble = print_insn_m9s12x;
|
|
break;
|
|
case bfd_arch_m9s12xg:
|
|
disassemble = print_insn_m9s12xg;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_m68k
|
|
case bfd_arch_m68k:
|
|
disassemble = print_insn_m68k;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_m88k
|
|
case bfd_arch_m88k:
|
|
disassemble = print_insn_m88k;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_mt
|
|
case bfd_arch_mt:
|
|
disassemble = print_insn_mt;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_microblaze
|
|
case bfd_arch_microblaze:
|
|
disassemble = print_insn_microblaze;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_msp430
|
|
case bfd_arch_msp430:
|
|
disassemble = print_insn_msp430;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_nds32
|
|
case bfd_arch_nds32:
|
|
disassemble = print_insn_nds32;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_ns32k
|
|
case bfd_arch_ns32k:
|
|
disassemble = print_insn_ns32k;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_mcore
|
|
case bfd_arch_mcore:
|
|
disassemble = print_insn_mcore;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_mep
|
|
case bfd_arch_mep:
|
|
disassemble = print_insn_mep;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_metag
|
|
case bfd_arch_metag:
|
|
disassemble = print_insn_metag;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_mips
|
|
case bfd_arch_mips:
|
|
if (bfd_big_endian (abfd))
|
|
disassemble = print_insn_big_mips;
|
|
else
|
|
disassemble = print_insn_little_mips;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_mmix
|
|
case bfd_arch_mmix:
|
|
disassemble = print_insn_mmix;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_mn10200
|
|
case bfd_arch_mn10200:
|
|
disassemble = print_insn_mn10200;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_mn10300
|
|
case bfd_arch_mn10300:
|
|
disassemble = print_insn_mn10300;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_nios2
|
|
case bfd_arch_nios2:
|
|
if (bfd_big_endian (abfd))
|
|
disassemble = print_insn_big_nios2;
|
|
else
|
|
disassemble = print_insn_little_nios2;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_or1k
|
|
case bfd_arch_or1k:
|
|
disassemble = print_insn_or1k;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_pdp11
|
|
case bfd_arch_pdp11:
|
|
disassemble = print_insn_pdp11;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_pj
|
|
case bfd_arch_pj:
|
|
disassemble = print_insn_pj;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_powerpc
|
|
case bfd_arch_powerpc:
|
|
if (bfd_big_endian (abfd))
|
|
disassemble = print_insn_big_powerpc;
|
|
else
|
|
disassemble = print_insn_little_powerpc;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_riscv
|
|
case bfd_arch_riscv:
|
|
disassemble = print_insn_riscv;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_rs6000
|
|
case bfd_arch_rs6000:
|
|
if (bfd_get_mach (abfd) == bfd_mach_ppc_620)
|
|
disassemble = print_insn_big_powerpc;
|
|
else
|
|
disassemble = print_insn_rs6000;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_rl78
|
|
case bfd_arch_rl78:
|
|
disassemble = rl78_get_disassembler (abfd);
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_rx
|
|
case bfd_arch_rx:
|
|
disassemble = print_insn_rx;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_s390
|
|
case bfd_arch_s390:
|
|
disassemble = print_insn_s390;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_score
|
|
case bfd_arch_score:
|
|
if (bfd_big_endian (abfd))
|
|
disassemble = print_insn_big_score;
|
|
else
|
|
disassemble = print_insn_little_score;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_sh
|
|
case bfd_arch_sh:
|
|
disassemble = print_insn_sh;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_sparc
|
|
case bfd_arch_sparc:
|
|
disassemble = print_insn_sparc;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_spu
|
|
case bfd_arch_spu:
|
|
disassemble = print_insn_spu;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_tic30
|
|
case bfd_arch_tic30:
|
|
disassemble = print_insn_tic30;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_tic4x
|
|
case bfd_arch_tic4x:
|
|
disassemble = print_insn_tic4x;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_tic54x
|
|
case bfd_arch_tic54x:
|
|
disassemble = print_insn_tic54x;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_tic6x
|
|
case bfd_arch_tic6x:
|
|
disassemble = print_insn_tic6x;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_tic80
|
|
case bfd_arch_tic80:
|
|
disassemble = print_insn_tic80;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_ft32
|
|
case bfd_arch_ft32:
|
|
disassemble = print_insn_ft32;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_v850
|
|
case bfd_arch_v850:
|
|
case bfd_arch_v850_rh850:
|
|
disassemble = print_insn_v850;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_w65
|
|
case bfd_arch_w65:
|
|
disassemble = print_insn_w65;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_xgate
|
|
case bfd_arch_xgate:
|
|
disassemble = print_insn_xgate;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_xstormy16
|
|
case bfd_arch_xstormy16:
|
|
disassemble = print_insn_xstormy16;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_xc16x
|
|
case bfd_arch_xc16x:
|
|
disassemble = print_insn_xc16x;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_xtensa
|
|
case bfd_arch_xtensa:
|
|
disassemble = print_insn_xtensa;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_z80
|
|
case bfd_arch_z80:
|
|
disassemble = print_insn_z80;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_z8k
|
|
case bfd_arch_z8k:
|
|
if (bfd_get_mach(abfd) == bfd_mach_z8001)
|
|
disassemble = print_insn_z8001;
|
|
else
|
|
disassemble = print_insn_z8002;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_vax
|
|
case bfd_arch_vax:
|
|
disassemble = print_insn_vax;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_visium
|
|
case bfd_arch_visium:
|
|
disassemble = print_insn_visium;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_frv
|
|
case bfd_arch_frv:
|
|
disassemble = print_insn_frv;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_moxie
|
|
case bfd_arch_moxie:
|
|
disassemble = print_insn_moxie;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_iq2000
|
|
case bfd_arch_iq2000:
|
|
disassemble = print_insn_iq2000;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_m32c
|
|
case bfd_arch_m32c:
|
|
disassemble = print_insn_m32c;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_tilegx
|
|
case bfd_arch_tilegx:
|
|
disassemble = print_insn_tilegx;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_tilepro
|
|
case bfd_arch_tilepro:
|
|
disassemble = print_insn_tilepro;
|
|
break;
|
|
#endif
|
|
default:
|
|
return 0;
|
|
}
|
|
return disassemble;
|
|
}
|
|
|
|
void
|
|
disassembler_usage (FILE *stream ATTRIBUTE_UNUSED)
|
|
{
|
|
#ifdef ARCH_aarch64
|
|
print_aarch64_disassembler_options (stream);
|
|
#endif
|
|
#ifdef ARCH_arc
|
|
print_arc_disassembler_options (stream);
|
|
#endif
|
|
#ifdef ARCH_arm
|
|
print_arm_disassembler_options (stream);
|
|
#endif
|
|
#ifdef ARCH_mips
|
|
print_mips_disassembler_options (stream);
|
|
#endif
|
|
#ifdef ARCH_powerpc
|
|
print_ppc_disassembler_options (stream);
|
|
#endif
|
|
#ifdef ARCH_riscv
|
|
print_riscv_disassembler_options (stream);
|
|
#endif
|
|
#ifdef ARCH_i386
|
|
print_i386_disassembler_options (stream);
|
|
#endif
|
|
#ifdef ARCH_s390
|
|
print_s390_disassembler_options (stream);
|
|
#endif
|
|
|
|
return;
|
|
}
|
|
|
|
void
|
|
disassemble_init_for_target (struct disassemble_info * info)
|
|
{
|
|
if (info == NULL)
|
|
return;
|
|
|
|
switch (info->arch)
|
|
{
|
|
#ifdef ARCH_aarch64
|
|
case bfd_arch_aarch64:
|
|
info->symbol_is_valid = aarch64_symbol_is_valid;
|
|
info->disassembler_needs_relocs = TRUE;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_arm
|
|
case bfd_arch_arm:
|
|
info->symbol_is_valid = arm_symbol_is_valid;
|
|
info->disassembler_needs_relocs = TRUE;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_ia64
|
|
case bfd_arch_ia64:
|
|
info->skip_zeroes = 16;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_tic4x
|
|
case bfd_arch_tic4x:
|
|
info->skip_zeroes = 32;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_mep
|
|
case bfd_arch_mep:
|
|
info->skip_zeroes = 256;
|
|
info->skip_zeroes_at_end = 0;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_metag
|
|
case bfd_arch_metag:
|
|
info->disassembler_needs_relocs = TRUE;
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_m32c
|
|
case bfd_arch_m32c:
|
|
/* This processor in fact is little endian. The value set here
|
|
reflects the way opcodes are written in the cgen description. */
|
|
info->endian = BFD_ENDIAN_BIG;
|
|
if (! info->insn_sets)
|
|
{
|
|
info->insn_sets = cgen_bitset_create (ISA_MAX);
|
|
if (info->mach == bfd_mach_m16c)
|
|
cgen_bitset_set (info->insn_sets, ISA_M16C);
|
|
else
|
|
cgen_bitset_set (info->insn_sets, ISA_M32C);
|
|
}
|
|
break;
|
|
#endif
|
|
#ifdef ARCH_powerpc
|
|
case bfd_arch_powerpc:
|
|
#endif
|
|
#ifdef ARCH_rs6000
|
|
case bfd_arch_rs6000:
|
|
#endif
|
|
#if defined (ARCH_powerpc) || defined (ARCH_rs6000)
|
|
disassemble_init_powerpc (info);
|
|
break;
|
|
#endif
|
|
default:
|
|
break;
|
|
}
|
|
}
|