c8d59609b1
PR 22988 opcode * opcode/aarch64.h (enum aarch64_opnd): Add AARCH64_OPND_SVE_ADDR_R. opcodes * aarch64-tbl.h (aarch64_opcode_table): Add entries for LDFF1xx instructions with only a base address register. * aarch64-opc.c (operand_general_constraint_met_p): Add code to handle AARHC64_OPND_SVE_ADDR_R. (aarch64_print_operand): Likewise. * aarch64-asm-2.c: Regenerate. * aarch64_dis-2.c: Regenerate. * aarch64-opc-2.c: Regenerate. gas * config/tc-aarch64.c (parse_operands): Add code to handle AARCH64_OPN_SVE_ADDR_R. * testsuite/gas/aarch64/sve.s: Add tests for LDFF1xx instructions with an assumed XZR offset address register. * testsuite/gas/aarch64/sve.d: Update expected disassembly.
85 lines
2.1 KiB
Plaintext
85 lines
2.1 KiB
Plaintext
2018-03-28 Nick Clifton <nickc@redhat.com>
|
||
|
||
PR 22988
|
||
* opcode/aarch64.h (enum aarch64_opnd): Add
|
||
AARCH64_OPND_SVE_ADDR_R.
|
||
|
||
2018-03-21 H.J. Lu <hongjiu.lu@intel.com>
|
||
|
||
* elf/common.h (DF_1_KMOD): New.
|
||
(DF_1_WEAKFILTER): Likewise.
|
||
(DF_1_NOCOMMON): Likewise.
|
||
|
||
2018-03-14 Kito Cheng <kito.cheng@gmail.com>
|
||
|
||
* opcode/riscv.h (OP_MASK_FUNCT3): New.
|
||
(OP_SH_FUNCT3): Likewise.
|
||
(OP_MASK_FUNCT7): Likewise.
|
||
(OP_SH_FUNCT7): Likewise.
|
||
(OP_MASK_OP2): Likewise.
|
||
(OP_SH_OP2): Likewise.
|
||
(OP_MASK_CFUNCT4): Likewise.
|
||
(OP_SH_CFUNCT4): Likewise.
|
||
(OP_MASK_CFUNCT3): Likewise.
|
||
(OP_SH_CFUNCT3): Likewise.
|
||
(riscv_insn_types): Likewise.
|
||
|
||
2018-03-13 Nick Clifton <nickc@redhat.com>
|
||
|
||
PR 22113
|
||
* coff/pe.h (struct pex64_unwind_info): Add a rawUnwindCodesEnd
|
||
field.
|
||
|
||
2018-03-08 H.J. Lu <hongjiu.lu@intel.com>
|
||
|
||
* opcode/i386 (OLDGCC_COMPAT): Removed.
|
||
|
||
2018-02-27 Thomas Preud'homme <thomas.preudhomme@arm.com>
|
||
|
||
* opcode/arm.h (ARM_FEATURE_COPY): Remove macro definition.
|
||
|
||
2018-02-20 Maciej W. Rozycki <macro@mips.com>
|
||
|
||
* opcode/mips.h: Remove `M' operand code.
|
||
|
||
2018-02-12 Zebediah Figura <z.figura12@gmail.com>
|
||
|
||
* coff/msdos.h: New header.
|
||
* coff/pe.h: Move common defines to msdos.h.
|
||
* coff/powerpc.h: Likewise.
|
||
|
||
2018-01-13 Nick Clifton <nickc@redhat.com>
|
||
|
||
2.30 branch created.
|
||
|
||
2018-01-11 H.J. Lu <hongjiu.lu@intel.com>
|
||
|
||
PR ld/22393
|
||
* bfdlink.h (bfd_link_info): Add separate_code.
|
||
|
||
2018-01-04 Jim Wilson <jimw@sifive.com>
|
||
|
||
* opcode/riscv-opc.h (CSR_SBADADDR): Rename to CSR_STVAL. Rename
|
||
DECLARE_CSR entry. Add alias to map sbadaddr to CSR_STVAL.
|
||
(CSR_MBADADDR): Rename to CSR_MTVAL. Rename DECLARE_CSR entry.
|
||
Add alias to map mbadaddr to CSR_MTVAL.
|
||
|
||
2018-01-03 Alan Modra <amodra@gmail.com>
|
||
|
||
Update year range in copyright notice of all files.
|
||
|
||
For older changes see ChangeLog-2017
|
||
|
||
Copyright (C) 2018 Free Software Foundation, Inc.
|
||
|
||
Copying and distribution of this file, with or without modification,
|
||
are permitted in any medium without royalty provided the copyright
|
||
notice and this notice are preserved.
|
||
|
||
Local Variables:
|
||
mode: change-log
|
||
left-margin: 8
|
||
fill-column: 74
|
||
version-control: never
|
||
End:
|