mips.h (ISA_HAS_INT_CONDMOVE): New.
* config/mips/mips.h (ISA_HAS_INT_CONDMOVE): New. * config/mips/mips.md: Use ISA_HAS_INT_CONDMOVE. From-SVN: r31424
This commit is contained in:
parent
ea64cab431
commit
0025b7fa03
|
@ -1,3 +1,8 @@
|
||||||
|
2000-01-13 Gavin Romig-Koch <gavin@cygnus.com>
|
||||||
|
|
||||||
|
* config/mips/mips.h (ISA_HAS_INT_CONDMOVE): New.
|
||||||
|
* config/mips/mips.md: Use ISA_HAS_INT_CONDMOVE.
|
||||||
|
|
||||||
2000-01-14 Clinton Popetz <cpopetz@cygnus.com>
|
2000-01-14 Clinton Popetz <cpopetz@cygnus.com>
|
||||||
|
|
||||||
* config/mips/mips.c (override_options): Don't turn on extra
|
* config/mips/mips.c (override_options): Don't turn on extra
|
||||||
|
|
|
@ -588,6 +588,11 @@ extern void sbss_section PARAMS ((void));
|
||||||
#define ISA_HAS_CONDMOVE (mips_isa == 4 \
|
#define ISA_HAS_CONDMOVE (mips_isa == 4 \
|
||||||
)
|
)
|
||||||
|
|
||||||
|
/* ISA has just the integer condition move instructions (movn,movz) */
|
||||||
|
#define ISA_HAS_INT_CONDMOVE 0
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
/* ISA has the mips4 FP condition code instructions: FP-compare to CC,
|
/* ISA has the mips4 FP condition code instructions: FP-compare to CC,
|
||||||
branch on CC, and move (both FP and non-FP) on CC. */
|
branch on CC, and move (both FP and non-FP) on CC. */
|
||||||
#define ISA_HAS_8CC (mips_isa == 4 \
|
#define ISA_HAS_8CC (mips_isa == 4 \
|
||||||
|
|
|
@ -1,5 +1,5 @@
|
||||||
;; Mips.md Machine Description for MIPS based processors
|
;; Mips.md Machine Description for MIPS based processors
|
||||||
;; Copyright (C) 1989, 90-98, 1999 Free Software Foundation, Inc.
|
;; Copyright (C) 1989, 90-98, 1999, 2000 Free Software Foundation, Inc.
|
||||||
;; Contributed by A. Lichnewsky, lich@inria.inria.fr
|
;; Contributed by A. Lichnewsky, lich@inria.inria.fr
|
||||||
;; Changes by Michael Meissner, meissner@osf.org
|
;; Changes by Michael Meissner, meissner@osf.org
|
||||||
;; 64 bit r4000 support by Ian Lance Taylor, ian@cygnus.com, and
|
;; 64 bit r4000 support by Ian Lance Taylor, ian@cygnus.com, and
|
||||||
|
@ -9962,7 +9962,7 @@ ld\\t%2,%1-%S1(%2)\;daddu\\t%2,%2,$31\;j\\t%2"
|
||||||
(const_int 0)])
|
(const_int 0)])
|
||||||
(match_operand:SI 2 "reg_or_0_operand" "dJ,0")
|
(match_operand:SI 2 "reg_or_0_operand" "dJ,0")
|
||||||
(match_operand:SI 3 "reg_or_0_operand" "0,dJ")))]
|
(match_operand:SI 3 "reg_or_0_operand" "0,dJ")))]
|
||||||
"ISA_HAS_CONDMOVE"
|
"ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE"
|
||||||
"@
|
"@
|
||||||
mov%B4\\t%0,%z2,%1
|
mov%B4\\t%0,%z2,%1
|
||||||
mov%b4\\t%0,%z3,%1"
|
mov%b4\\t%0,%z3,%1"
|
||||||
|
@ -9977,7 +9977,7 @@ ld\\t%2,%1-%S1(%2)\;daddu\\t%2,%2,$31\;j\\t%2"
|
||||||
(const_int 0)])
|
(const_int 0)])
|
||||||
(match_operand:SI 2 "reg_or_0_operand" "dJ,0")
|
(match_operand:SI 2 "reg_or_0_operand" "dJ,0")
|
||||||
(match_operand:SI 3 "reg_or_0_operand" "0,dJ")))]
|
(match_operand:SI 3 "reg_or_0_operand" "0,dJ")))]
|
||||||
"ISA_HAS_CONDMOVE"
|
"ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE"
|
||||||
"@
|
"@
|
||||||
mov%B4\\t%0,%z2,%1
|
mov%B4\\t%0,%z2,%1
|
||||||
mov%b4\\t%0,%z3,%1"
|
mov%b4\\t%0,%z3,%1"
|
||||||
|
@ -10008,7 +10008,7 @@ ld\\t%2,%1-%S1(%2)\;daddu\\t%2,%2,$31\;j\\t%2"
|
||||||
(const_int 0)])
|
(const_int 0)])
|
||||||
(match_operand:DI 2 "se_reg_or_0_operand" "dJ,0")
|
(match_operand:DI 2 "se_reg_or_0_operand" "dJ,0")
|
||||||
(match_operand:DI 3 "se_reg_or_0_operand" "0,dJ")))]
|
(match_operand:DI 3 "se_reg_or_0_operand" "0,dJ")))]
|
||||||
"ISA_HAS_CONDMOVE"
|
"ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE"
|
||||||
"@
|
"@
|
||||||
mov%B4\\t%0,%z2,%1
|
mov%B4\\t%0,%z2,%1
|
||||||
mov%b4\\t%0,%z3,%1"
|
mov%b4\\t%0,%z3,%1"
|
||||||
|
@ -10023,7 +10023,7 @@ ld\\t%2,%1-%S1(%2)\;daddu\\t%2,%2,$31\;j\\t%2"
|
||||||
(const_int 0)])
|
(const_int 0)])
|
||||||
(match_operand:DI 2 "se_reg_or_0_operand" "dJ,0")
|
(match_operand:DI 2 "se_reg_or_0_operand" "dJ,0")
|
||||||
(match_operand:DI 3 "se_reg_or_0_operand" "0,dJ")))]
|
(match_operand:DI 3 "se_reg_or_0_operand" "0,dJ")))]
|
||||||
"ISA_HAS_CONDMOVE"
|
"ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE"
|
||||||
"@
|
"@
|
||||||
mov%B4\\t%0,%z2,%1
|
mov%B4\\t%0,%z2,%1
|
||||||
mov%b4\\t%0,%z3,%1"
|
mov%b4\\t%0,%z3,%1"
|
||||||
|
@ -10146,7 +10146,7 @@ ld\\t%2,%1-%S1(%2)\;daddu\\t%2,%2,$31\;j\\t%2"
|
||||||
(if_then_else:SI (match_dup 5)
|
(if_then_else:SI (match_dup 5)
|
||||||
(match_operand:SI 2 "reg_or_0_operand" "")
|
(match_operand:SI 2 "reg_or_0_operand" "")
|
||||||
(match_operand:SI 3 "reg_or_0_operand" "")))]
|
(match_operand:SI 3 "reg_or_0_operand" "")))]
|
||||||
"ISA_HAS_CONDMOVE"
|
"ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE"
|
||||||
"
|
"
|
||||||
{
|
{
|
||||||
gen_conditional_move (operands);
|
gen_conditional_move (operands);
|
||||||
|
@ -10159,7 +10159,7 @@ ld\\t%2,%1-%S1(%2)\;daddu\\t%2,%2,$31\;j\\t%2"
|
||||||
(if_then_else:DI (match_dup 5)
|
(if_then_else:DI (match_dup 5)
|
||||||
(match_operand:DI 2 "se_reg_or_0_operand" "")
|
(match_operand:DI 2 "se_reg_or_0_operand" "")
|
||||||
(match_operand:DI 3 "se_reg_or_0_operand" "")))]
|
(match_operand:DI 3 "se_reg_or_0_operand" "")))]
|
||||||
"ISA_HAS_CONDMOVE"
|
"ISA_HAS_CONDMOVE || ISA_HAS_INT_CONDMOVE"
|
||||||
"
|
"
|
||||||
{
|
{
|
||||||
gen_conditional_move (operands);
|
gen_conditional_move (operands);
|
||||||
|
|
Loading…
Reference in New Issue