(extendqidi2, extendqisi2, extendqihi2): Remove non-existent lba instruction.

(ashrdi3): Undo previous change.

From-SVN: r7397
This commit is contained in:
Richard Kenner 1994-05-31 17:16:25 -04:00
parent 7efad3f776
commit 2bee044942

View File

@ -287,20 +287,11 @@
"rldicl. %0,%1,0,56"
[(set_attr "type" "compare")])
(define_expand "extendqidi2"
[(set (match_operand:DI 0 "gpc_reg_operand" "")
(sign_extend:DI (match_operand:QI 1 "gpc_reg_operand" "")))]
(define_insn "extendqidi2"
[(set (match_operand:DI 0 "gpc_reg_operand" "=r")
(sign_extend:DI (match_operand:QI 1 "gpc_reg_operand" "r")))]
"TARGET_POWERPC64"
"")
(define_insn ""
[(set (match_operand:DI 0 "gpc_reg_operand" "=r,r")
(sign_extend:DI (match_operand:QI 1 "reg_or_mem_operand" "m,r")))]
"TARGET_POWERPC64"
"@
lba%U1%X1 %0,%1
extsb %0,%1"
[(set_attr "type" "load,*")])
"extsb %0,%1")
(define_insn ""
[(set (match_operand:CC 0 "cc_reg_operand" "=x")
@ -507,13 +498,10 @@
}")
(define_insn "extendqisi2_ppc"
[(set (match_operand:SI 0 "gpc_reg_operand" "=r,r")
(sign_extend:SI (match_operand:QI 1 "reg_or_mem_operand" "m,r")))]
[(set (match_operand:SI 0 "gpc_reg_operand" "=r")
(sign_extend:SI (match_operand:QI 1 "gpc_reg_operand" "r")))]
"TARGET_POWERPC"
"@
lba%U1%X1 %0,%1
extsb %0,%1"
[(set_attr "type" "load,*")])
"extsb %0,%1")
(define_insn ""
[(set (match_operand:CC 0 "cc_reg_operand" "=x")
@ -610,13 +598,10 @@
}")
(define_insn "extendqihi2_ppc"
[(set (match_operand:HI 0 "gpc_reg_operand" "=r,r")
(sign_extend:HI (match_operand:QI 1 "reg_or_mem_operand" "m,r")))]
[(set (match_operand:HI 0 "gpc_reg_operand" "=r")
(sign_extend:HI (match_operand:QI 1 "gpc_reg_operand" "r")))]
"TARGET_POWERPC"
"@
lba%U1%X1 %0,%1
extsb %0,%1"
[(set_attr "type" "load,*")])
"extsb %0,%1")
(define_insn ""
[(set (match_operand:CC 0 "cc_reg_operand" "=x")
@ -3390,22 +3375,17 @@
;; just handle shifts by constants.
(define_expand "ashrdi3"
[(set (match_operand:DI 0 "gpc_reg_operand" "")
(ashiftrt:DI (match_operand:DI 1 "gpc_reg_operand" "")
(match_operand:SI 2 "reg_or_cint_operand" "")))]
""
[(parallel [(set (match_operand:DI 0 "gpc_reg_operand" "=")
(ashiftrt:DI (match_operand:DI 1 "gpc_reg_operand" "")
(match_operand:SI 2 "general_operand" "")))
(clobber (match_scratch:SI 3 ""))])]
"TARGET_POWER"
"
{
if (TARGET_POWER && GET_CODE (operands[2]) != CONST_INT)
{
emit_insn (gen_ashrdi3_power (operands[0], operands[1], operands[2]));
DONE;
}
else if (! TARGET_POWERPC64)
{ if (GET_CODE (operands[2]) != CONST_INT)
FAIL;
}")
(define_insn "ashrdi3_power"
(define_insn ""
[(set (match_operand:DI 0 "gpc_reg_operand" "=r,r")
(ashiftrt:DI (match_operand:DI 1 "gpc_reg_operand" "r,r")
(match_operand:SI 2 "const_int_operand" "M,i")))