OpenE2K/gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

AVX-512. Avoid upper-bank registers when splitting vec_extract_lo instruction.

Browse Source 
gcc/
	PR target/67849
	* config/i386/sse.md (define_split vec_select/V8FI): Restrict
	split for upper-bank registers when target does not support
	AVX512VL.
	(define_insn "vec_extract_lo_<mode><mask_name>"): Restrict
	split when target does not support AVX512VL.

From-SVN: r228525
This commit is contained in:
Alexander Fomin 2015-10-06 13:49:30 +00:00 committed by Kirill Yukhin
parent 2d546fb73b
commit 2d83470f10
2 changed files with 14 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
gcc/ChangeLog
View File

@ -1,9 +1,18 @@
2015-10-06 Alexander Fomin <alexander.fomin@intel.com>
PR target/67849
* config/i386/sse.md (define_split vec_select/V8FI): Restrict
split for upper-bank registers when target does not support
AVX512VL.
(define_insn "vec_extract_lo_<mode><mask_name>"): Restrict
split when target does not support AVX512VL.
2015-10-06 David Edelsohn <dje.gcc@gmail.com> 2015-10-06 David Edelsohn <dje.gcc@gmail.com>
PR c/65345 PR c/65345
* config/rs6000/rs6000.c (rs6000_atomic_assign_expand_fenv): * config/rs6000/rs6000.c (rs6000_atomic_assign_expand_fenv):
Adjust to use create_tmp_var_raw instead of create_tmp_var. Adjust to use create_tmp_var_raw instead of create_tmp_var.
2015-10-06 Nick Clifton <nickc@redhat.com> 2015-10-06 Nick Clifton <nickc@redhat.com>
* config/rl78/rl78.c (rl78_rtx_costs): Improve cost estimates for * config/rl78/rl78.c (rl78_rtx_costs): Improve cost estimates for
@ -596,6 +605,7 @@
readability. readability.
2015-10-02 Kirill Yukhin <kirill.yukhin@intel.com> 2015-10-02 Kirill Yukhin <kirill.yukhin@intel.com>
* config/i386/i386.c (processor_features): Add F_AVX512VBMI, * config/i386/i386.c (processor_features): Add F_AVX512VBMI,
F_AVX512IFMA. F_AVX512IFMA.
(isa_names_table): Handle F_AVX512VBMI and F_AVX512IFMA. (isa_names_table): Handle F_AVX512VBMI and F_AVX512IFMA.

5
gcc/config/i386/sse.md
View File

@ -6926,7 +6926,8 @@
(parallel [(const_int 0) (const_int 1) (parallel [(const_int 0) (const_int 1)
(const_int 2) (const_int 3)])))] (const_int 2) (const_int 3)])))]
"TARGET_AVX512F && !(MEM_P (operands[0]) && MEM_P (operands[1])) "TARGET_AVX512F && !(MEM_P (operands[0]) && MEM_P (operands[1]))
&& reload_completed" && reload_completed
&& (TARGET_AVX512VL || (REG_P (operands[0]) && !EXT_REX_SSE_REG_P (operands[1])))"
[(const_int 0)] [(const_int 0)]
{ {
rtx op1 = operands[1]; rtx op1 = operands[1];
@ -6964,7 +6965,7 @@
(const_int 2) (const_int 3)])))] (const_int 2) (const_int 3)])))]
"TARGET_AVX512F && !(MEM_P (operands[0]) && MEM_P (operands[1]))" "TARGET_AVX512F && !(MEM_P (operands[0]) && MEM_P (operands[1]))"
{ {
if (<mask_applied>) if (<mask_applied> || !TARGET_AVX512VL)
return "vextract<shuffletype>64x4\t{$0x0, %1, %0<mask_operand2>|%0<mask_operand2>, %1, 0x0}"; return "vextract<shuffletype>64x4\t{$0x0, %1, %0<mask_operand2>|%0<mask_operand2>, %1, 0x0}";
else else
return "#"; return "#";