OpenE2K/gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

*** empty log message ***

Browse Source 
From-SVN: r473
This commit is contained in:
Torbjorn Granlund 1992-03-14 05:15:27 +00:00
parent d45cf215ee
commit 448ff736e2
1 changed files with 8 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
gcc/config/arm/arm.md
View File

@ -132,12 +132,10 @@
;; Multiplication insns ;; Multiplication insns
;; Note the '&' in the following insn which tells GCC that the second operand ;; The `&' is too strict, but at least generates correct code.
;; must be corruptable and hence not equal to the first. (Too strict in fact.)
(define_insn "mulsi3" (define_insn "mulsi3"
[(set (match_operand:SI 0 "register_operand" "=r") [(set (match_operand:SI 0 "register_operand" "=&r")
(mult:SI (match_operand:SI 1 "register_operand" "&r") (mult:SI (match_operand:SI 1 "register_operand" "%r")
(match_operand:SI 2 "register_operand" "r")))] (match_operand:SI 2 "register_operand" "r")))]
"" ""
"* "*
@ -150,9 +148,9 @@
;; Unnamed templates to match MLA instruction. ;; Unnamed templates to match MLA instruction.
(define_insn "" (define_insn ""
[(set (match_operand:SI 0 "register_operand" "=r") [(set (match_operand:SI 0 "register_operand" "=&r")
(plus:SI (plus:SI
(mult:SI (match_operand:SI 1 "register_operand" "&r") (mult:SI (match_operand:SI 1 "register_operand" "%r")
(match_operand:SI 2 "register_operand" "r")) (match_operand:SI 2 "register_operand" "r"))
(match_operand:SI 3 "register_operand" "r")))] (match_operand:SI 3 "register_operand" "r")))]
"" ""
@ -164,10 +162,10 @@
") ")
(define_insn "" (define_insn ""
[(set (match_operand:SI 0 "register_operand" "=r") [(set (match_operand:SI 0 "register_operand" "=&r")
(plus:SI (plus:SI
(match_operand:SI 3 "register_operand" "r") (match_operand:SI 3 "register_operand" "r")
(mult:SI (match_operand:SI 1 "register_operand" "&r") (mult:SI (match_operand:SI 1 "register_operand" "%r")
(match_operand:SI 2 "register_operand" "r"))))] (match_operand:SI 2 "register_operand" "r"))))]
"" ""
"* "*
@ -522,7 +520,7 @@
return (arm_output_asm_insn (\"mvfs\\t%0, %1\", operands)); return (arm_output_asm_insn (\"mvfs\\t%0, %1\", operands));
") ")
;; Zero extention instructions. ;; Zero extension instructions.
(define_expand "zero_extendhisi2" (define_expand "zero_extendhisi2"
[(set (match_operand:SI 0 "register_operand" "") [(set (match_operand:SI 0 "register_operand" "")