OpenE2K/gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

x86: Fix up ssse3_pshufbv8qi splitter

Browse Source 
The constant pool size optimization I was testing resulted in various ICEs
in gcc.target/i386/ testsuite, the problem is that the ssse3_pshufbv8qi
splitter emits invalid RTL, in V4SImode 0xf7f7f7f7 CONST_INTs shouldn't
appear, instead they should have been -0x8080809 (0xf7f7f7f7 sign extended
into 64 bits).

2020-08-30  Jakub Jelinek  <jakub@redhat.com>

	* config/i386/sse.md (ssse3_pshufbv8qi): Use gen_int_mode instead of
	GEN_INT, and ix86_build_const_vector instead of gen_rtvec and
	gen_rtx_CONT_VECTOR.
This commit is contained in:
Jakub Jelinek 2020-08-30 14:15:45 +02:00
parent daba4a713e
commit 44c677d1eb
1 changed files with 2 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
gcc/config/i386/sse.md
View File

@ -16938,11 +16938,8 @@
GET_MODE (operands[2]));
operands[4] = lowpart_subreg (V16QImode, operands[3],
GET_MODE (operands[3]));
rtvec par = gen_rtvec (4, GEN_INT (0xf7f7f7f7),
GEN_INT (0xf7f7f7f7),
GEN_INT (0xf7f7f7f7),
GEN_INT (0xf7f7f7f7));
rtx vec_const = gen_rtx_CONST_VECTOR (V4SImode, par);
rtx vec_const = ix86_build_const_vector (V4SImode, true,
gen_int_mode (0xf7f7f7f7, SImode));
operands[5] = force_const_mem (V4SImode, vec_const);
}
[(set_attr "mmx_isa" "native,sse_noavx,avx")