OpenE2K
/
gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

re PR target/22225 (Tru64 UNIX testsuite failure: gcc.dg/vect/pr18536.c: ICE in in alphaev4_insn_pipe) 

PR target/22225
        * config/alpha/alpha.c (alphaev4_insn_pipe): Add take pipes for
        insn types not present on ev4.
        (alphaev5_insn_pipe): Similarly.

From-SVN: r102996
This commit is contained in:
Richard Henderson 2005-08-11 09:56:32 -07:00 committed by Richard Henderson
parent da8ce8be37
commit 4ead2a39a3
2 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
gcc/ChangeLog
View File

@ -1,3 +1,10 @@
2005-08-11 Richard Henderson <rth@redhat.com>
PR target/22225
* config/alpha/alpha.c (alphaev4_insn_pipe): Add take pipes for
insn types not present on ev4.
(alphaev5_insn_pipe): Similarly.
2005-08-11 Richard Earnshaw <richard.earnshaw@arm.com>
PR target/23250

12
gcc/config/alpha/alpha.c
View File

@ -8731,6 +8731,11 @@ alpha_handle_trap_shadows (void)
/* Alpha can only issue instruction groups simultaneously if they are
suitably aligned. This is very processor-specific. */
/* There are a number of entries in alphaev4_insn_pipe and alphaev5_insn_pipe
that are marked "fake". These instructions do not exist on that target,
but it is possible to see these insns with deranged combinations of
command-line options, such as "-mtune=ev4 -mmax". Instead of aborting,
choose a result at random. */
enum alphaev4_pipe {
EV4_STOP = 0,
@ -8774,6 +8779,7 @@ alphaev4_insn_pipe (rtx insn)
case TYPE_SHIFT:
case TYPE_IMUL:
case TYPE_FBR:
case TYPE_MVI: /* fake */
return EV4_IB0;
case TYPE_IST:
@ -8788,6 +8794,9 @@ alphaev4_insn_pipe (rtx insn)
case TYPE_FMUL:
case TYPE_ST_C:
case TYPE_MB:
case TYPE_FSQRT: /* fake */
case TYPE_FTOI: /* fake */
case TYPE_ITOF: /* fake */
return EV4_IB1;
default:
@ -8823,6 +8832,8 @@ alphaev5_insn_pipe (rtx insn)
case TYPE_LD_L:
case TYPE_ST_C:
case TYPE_MB:
case TYPE_FTOI: /* fake */
case TYPE_ITOF: /* fake */
return EV5_E0;
case TYPE_IBR:
@ -8837,6 +8848,7 @@ alphaev5_insn_pipe (rtx insn)
case TYPE_FCMOV:
case TYPE_FADD:
case TYPE_FDIV:
case TYPE_FSQRT: /* fake */
return EV5_FA;
case TYPE_FMUL: