OpenE2K/gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

configure.host [s390*-*]: Enable Java interpreter.

Browse Source 
* configure.host [s390*-*]: Enable Java interpreter.
	Enable hash synchronization.  Add sysdeps dir.
	* sysdep/s390/locks.h: New file.

From-SVN: r57927
This commit is contained in:
Ulrich Weigand 2002-10-08 14:57:37 +00:00 committed by Ulrich Weigand
parent 8177895b71
commit 5404cddbc8
3 changed files with 88 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
libjava/ChangeLog
View File

@ -1,3 +1,9 @@
2002-10-08 Ulrich Weigand <uweigand@de.ibm.com>
* configure.host [s390*-*]: Enable Java interpreter.
Enable hash synchronization. Add sysdeps dir.
* sysdep/s390/locks.h: New file.
2002-10-06 Mark Wielaard <mark@klomp.org>
* java/lang/Thread.java (setDaemon): Check startable_flag,

5
libjava/configure.host
View File

@ -127,6 +127,11 @@ case "${host}" in
enable_hash_synchronization_default=yes
slow_pthread_self=yes
;;
s390*-*)
sysdeps_dir=s390
libgcj_interpreter=yes
enable_hash_synchronization_default=yes
;;
sparc-*)
;;
ia64-*)

77
libjava/sysdep/s390/locks.h Normal file
View File

@ -0,0 +1,77 @@
// locks.h - Thread synchronization primitives. S/390 implementation.
/* Copyright (C) 2002 Free Software Foundation
This file is part of libgcj.
This software is copyrighted work licensed under the terms of the
Libgcj License. Please consult the file "LIBGCJ_LICENSE" for
details. */
#ifndef __SYSDEP_LOCKS_H__
#define __SYSDEP_LOCKS_H__
typedef size_t obj_addr_t; /* Integer type big enough for object */
/* address. */
// Atomically replace *addr by new_val if it was initially equal to old.
// Return true if the comparison succeeded.
// Assumed to have acquire semantics, i.e. later memory operations
// cannot execute before the compare_and_swap finishes.
inline static bool
compare_and_swap(volatile obj_addr_t *addr,
obj_addr_t old, obj_addr_t new_val)
{
int result;
__asm__ __volatile__ (
#ifndef __s390x__
" cs %1,%2,0(%3)\n"
#else
" csg %1,%2,0(%3)\n"
#endif
" ipm %0\n"
" srl %0,28\n"
: "=&d" (result), "+d" (old)
: "d" (new_val), "a" (addr)
: "cc", "memory");
return result == 0;
}
// Set *addr to new_val with release semantics, i.e. making sure
// that prior loads and stores complete before this
// assignment.
inline static void
release_set(volatile obj_addr_t *addr, obj_addr_t new_val)
{
__asm__ __volatile__("bcr 15,0" : : : "memory");
*(addr) = new_val;
}
// Compare_and_swap with release semantics instead of acquire semantics.
// On many architecture, the operation makes both guarantees, so the
// implementation can be the same.
inline static bool
compare_and_swap_release(volatile obj_addr_t *addr,
obj_addr_t old, obj_addr_t new_val)
{
return compare_and_swap(addr, old, new_val);
}
// Ensure that subsequent instructions do not execute on stale
// data that was loaded from memory before the barrier.
inline static void
read_barrier()
{
__asm__ __volatile__("bcr 15,0" : : : "memory");
}
// Ensure that prior stores to memory are completed with respect to other
// processors.
inline static void
write_barrier()
{
__asm__ __volatile__("bcr 15,0" : : : "memory");
}
#endif