arm.c (all_fpus): Fix comment typo.

* config/arm/arm.c (all_fpus): Fix comment typo.
	* config/darwin.c: Likewise.
	* config/frv/frv.h (FRV_STRUCT_VALUE_REGNUM): Likewise.
	* config/h8300/h8300.md (extendqisi2_h8300hs): Likewise.
	* config/m68hc11/m68hc11.c (m68hc11_reload_operands): Likewise.

From-SVN: r109238
This commit is contained in:
Volker Reichelt 2006-01-02 17:28:54 +00:00 committed by Volker Reichelt
parent 56bbd9d6aa
commit 56f42830e2
6 changed files with 13 additions and 5 deletions

View File

@ -1,3 +1,11 @@
2006-01-02 Volker Reichelt <reichelt@igpm.rwth-aachen.de>
* config/arm/arm.c (all_fpus): Fix comment typo.
* config/darwin.c: Likewise.
* config/frv/frv.h (FRV_STRUCT_VALUE_REGNUM): Likewise.
* config/h8300/h8300.md (extendqisi2_h8300hs): Likewise.
* config/m68hc11/m68hc11.c (m68hc11_reload_operands): Likewise.
2006-01-01 David Edelsohn <edelsohn@gnu.org>
* config/rs6000/rs6000.c (rs6000_expand_compare_and_swapqhi): New.

View File

@ -638,7 +638,7 @@ struct fpu_desc
};
/* Available values for for -mfpu=. */
/* Available values for -mfpu=. */
static const struct fpu_desc all_fpus[] =
{

View File

@ -53,7 +53,7 @@ Boston, MA 02110-1301, USA. */
able to do easily. These changes allow gdb to load in
recompilation of a translation unit that has been changed into a
running program and replace existing functions and methods of that
translation unit with with versions of those functions and methods
translation unit with versions of those functions and methods
from the newly compiled translation unit. The new functions access
the existing static symbols from the old translation unit, if the
symbol existed in the unit to be replaced, and from the new

View File

@ -1808,7 +1808,7 @@ typedef struct frv_stack {
/* How Large Values are Returned. */
/* The number of the register that is used to to pass the structure
/* The number of the register that is used to pass the structure
value address. */
#define FRV_STRUCT_VALUE_REGNUM (GPR_FIRST + 3)

View File

@ -2775,7 +2775,7 @@
[(set_attr "length" "8,12")])
;; The following pattern is needed because without the pattern, the
;; combiner would split (sign_extend:SI (reg:QI)) into into two 24-bit
;; combiner would split (sign_extend:SI (reg:QI)) into two 24-bit
;; shifts, one ashift and one ashiftrt.
(define_insn_and_split "*extendqisi2_h8300hs"

View File

@ -822,7 +822,7 @@ m68hc11_reload_operands (rtx operands[])
}
/* If the offset is out of range, we have to compute the address
with a separate add instruction. We try to do with with an 8-bit
with a separate add instruction. We try to do this with an 8-bit
add on the A register. This is possible only if the lowest part
of the offset (i.e., big_offset % 256) is a valid constant offset
with respect to the mode. If it's not, we have to generate a