Patch for PR 9617.

* config/ia64/ia64.md (floatdidf2, floatdisf2): Add %, before second
	instruction in output template.
	(bsp_value): Change output template from string to C code, add %,
	before actual instruction.
	(flushrs): Mark as not predicable.

From-SVN: r63062
This commit is contained in:
Jim Wilson 2003-02-18 20:12:11 +00:00 committed by Jim Wilson
parent 3edc4b23d8
commit 582d11e6ac
2 changed files with 16 additions and 4 deletions

View File

@ -1,3 +1,11 @@
2003-02-18 Jim Wilson <wilson@redhat.com>
* config/ia64/ia64.md (floatdidf2, floatdisf2): Add %, before second
instruction in output template.
(bsp_value): Change output template from string to C code, add %,
before actual instruction.
(flushrs): Mark as not predicable.
2003-02-18 Krister Walfridsson <cato@df.lth.se>
* inclhack.def (netbsd_bogus_semicolon): New fix.

View File

@ -985,7 +985,7 @@
[(set (match_operand:DF 0 "register_operand" "=f")
(float:DF (match_operand:DI 1 "register_operand" "f")))]
"!INTEL_EXTENDED_IEEE_FORMAT"
"fcvt.xf %0 = %1\;;;\;fnorm.d %0 = %0"
"fcvt.xf %0 = %1\;;;\;%,fnorm.d %0 = %0"
[(set_attr "itanium_class" "fcvtfx")])
;; ??? Suboptimal. This should be split somehow.
@ -993,7 +993,7 @@
[(set (match_operand:SF 0 "register_operand" "=f")
(float:SF (match_operand:DI 1 "register_operand" "f")))]
"!INTEL_EXTENDED_IEEE_FORMAT"
"fcvt.xf %0 = %1\;;;\;fnorm.s %0 = %0"
"fcvt.xf %0 = %1\;;;\;%,fnorm.s %0 = %0"
[(set_attr "itanium_class" "fcvtfx")])
(define_insn "fix_truncsfdi2"
@ -5029,7 +5029,10 @@
[(set (match_operand:DI 0 "register_operand" "=r")
(unspec:DI [(const_int 0)] UNSPEC_BSP_VALUE))]
""
";;\;mov %0 = ar.bsp"
"*
{
return \";;\;%,mov %0 = ar.bsp\";
}"
[(set_attr "itanium_class" "frar_i")])
(define_insn "set_bsp"
@ -5062,7 +5065,8 @@
[(unspec [(const_int 0)] UNSPEC_FLUSHRS)]
""
";;\;flushrs\;;;"
[(set_attr "itanium_class" "rse_m")])
[(set_attr "itanium_class" "rse_m")
(set_attr "predicable" "no")])
;; ::::::::::::::::::::
;; ::