Enable PTA_POPCNT for Silvermont
* config/i386/i386.c (processor_alias_table): Enable PTA_POPCNT for Silvermont. * doc/invoke.texi: Mention POPCNT for corei7, corei7-avx, core-avx-i, core-avx2 and slm. From-SVN: r205255
This commit is contained in:
parent
954d457405
commit
7dced2146b
|
@ -1,3 +1,11 @@
|
||||||
|
2013-11-22 H.J. Lu <hongjiu.lu@intel.com>
|
||||||
|
|
||||||
|
* config/i386/i386.c (processor_alias_table): Enable PTA_POPCNT
|
||||||
|
for Silvermont.
|
||||||
|
|
||||||
|
* doc/invoke.texi: Mention POPCNT for corei7, corei7-avx,
|
||||||
|
core-avx-i, core-avx2 and slm.
|
||||||
|
|
||||||
2013-11-22 Eric Botcazou <ebotcazou@adacore.com>
|
2013-11-22 Eric Botcazou <ebotcazou@adacore.com>
|
||||||
|
|
||||||
* print-rtl.c (print_rtx) <case MEM>: Output a space if no MEM_EXPR.
|
* print-rtl.c (print_rtx) <case MEM>: Output a space if no MEM_EXPR.
|
||||||
|
|
|
@ -3136,8 +3136,8 @@ ix86_option_override_internal (bool main_args_p,
|
||||||
PTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3
|
PTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3
|
||||||
| PTA_SSSE3 | PTA_CX16 | PTA_MOVBE | PTA_FXSR},
|
| PTA_SSSE3 | PTA_CX16 | PTA_MOVBE | PTA_FXSR},
|
||||||
{"slm", PROCESSOR_SLM, CPU_SLM,
|
{"slm", PROCESSOR_SLM, CPU_SLM,
|
||||||
PTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3
|
PTA_64BIT | PTA_MMX | PTA_SSE | PTA_SSE2 | PTA_SSE3 | PTA_SSSE3
|
||||||
| PTA_SSSE3 | PTA_SSE4_1 | PTA_SSE4_2 | PTA_CX16 | PTA_MOVBE
|
| PTA_SSE4_1 | PTA_SSE4_2 | PTA_CX16 | PTA_POPCNT | PTA_MOVBE
|
||||||
| PTA_FXSR},
|
| PTA_FXSR},
|
||||||
{"geode", PROCESSOR_GEODE, CPU_GEODE,
|
{"geode", PROCESSOR_GEODE, CPU_GEODE,
|
||||||
PTA_MMX | PTA_3DNOW | PTA_3DNOW_A | PTA_PREFETCH_SSE | PTA_PRFCHW},
|
PTA_MMX | PTA_3DNOW | PTA_3DNOW_A | PTA_PREFETCH_SSE | PTA_PRFCHW},
|
||||||
|
|
|
@ -14512,22 +14512,22 @@ Intel Core 2 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3 and SSSE3
|
||||||
instruction set support.
|
instruction set support.
|
||||||
|
|
||||||
@item corei7
|
@item corei7
|
||||||
Intel Core i7 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1
|
Intel Core i7 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,
|
||||||
and SSE4.2 instruction set support.
|
SSE4.1, SSE4.2 and POPCNT instruction set support.
|
||||||
|
|
||||||
@item corei7-avx
|
@item corei7-avx
|
||||||
Intel Core i7 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,
|
Intel Core i7 CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,
|
||||||
SSE4.1, SSE4.2, AVX, AES and PCLMUL instruction set support.
|
SSE4.1, SSE4.2, POPCNT, AVX, AES and PCLMUL instruction set support.
|
||||||
|
|
||||||
@item core-avx-i
|
@item core-avx-i
|
||||||
Intel Core CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,
|
Intel Core CPU with 64-bit extensions, MMX, SSE, SSE2, SSE3, SSSE3,
|
||||||
SSE4.1, SSE4.2, AVX, AES, PCLMUL, FSGSBASE, RDRND and F16C instruction
|
SSE4.1, SSE4.2, POPCNT, AVX, AES, PCLMUL, FSGSBASE, RDRND and F16C
|
||||||
set support.
|
instruction set support.
|
||||||
|
|
||||||
@item core-avx2
|
@item core-avx2
|
||||||
Intel Core CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,
|
Intel Core CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,
|
||||||
SSE4.1, SSE4.2, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA, BMI, BMI2
|
SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA,
|
||||||
and F16C instruction set support.
|
BMI, BMI2 and F16C instruction set support.
|
||||||
|
|
||||||
@item atom
|
@item atom
|
||||||
Intel Atom CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3 and SSSE3
|
Intel Atom CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3 and SSSE3
|
||||||
|
@ -14535,7 +14535,7 @@ instruction set support.
|
||||||
|
|
||||||
@item slm
|
@item slm
|
||||||
Intel Silvermont CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,
|
Intel Silvermont CPU with 64-bit extensions, MOVBE, MMX, SSE, SSE2, SSE3, SSSE3,
|
||||||
SSE4.1 and SSE4.2 instruction set support.
|
SSE4.1, SSE4.2 and POPCNT instruction set support.
|
||||||
|
|
||||||
@item k6
|
@item k6
|
||||||
AMD K6 CPU with MMX instruction set support.
|
AMD K6 CPU with MMX instruction set support.
|
||||||
|
|
Loading…
Reference in New Issue