OpenE2K
/
gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Fix some problems with previous checkin 

From-SVN: r45982
This commit is contained in:
Bernd Schmidt 2001-10-02 23:15:55 +00:00 committed by Bernd Schmidt
parent d3d51b8cad
commit 80ebf43e2e
3 changed files with 13 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
gcc/ChangeLog
View File

@ -1,3 +1,8 @@
2001-10-02 Bernd Schmidt <bernds@redhat.com>
* doc/extend.texi: Fix some problems with previous checkin.
* doc/invoke.texi: Likewise.
2001-10-02 Neil Booth <neil@daikokuya.demon.co.uk>
* cpphash.h: Update comments.

4
gcc/doc/extend.texi
View File

@ -4167,8 +4167,8 @@ typedef int v4si __attribute__ ((mode(V4SI)));
The base type @code{int} is effectively ignored by the compiler, the
actual properties of the new type @code{v4si} are defined by the
@code{__attribute__}. It defines the machine mode to be used; for vector
types these have the form @code{VnB}; @code{n} should be the number of
elements in the vector, and @code{B} should be the base mode of the
types these have the form @code{V@var{n}@var{B}}; @var{n} should be the
number of elements in the vector, and @var{B} should be the base mode of the
individual elements. The following can be used as base modes:
@table @code

12
gcc/doc/invoke.texi
View File

@ -7623,11 +7623,11 @@ may want to reduce the preferred alignment to
These switches enable or disable the use of built-in functions that allow
direct access to the MMX, SSE and 3Dnow extensions of the instruction set.
The following machine modes are available for use with MMX builtins
The following machine modes are available for use with MMX built-in functions
(@pxref{Vector Extensions}): @code{V2SI} for a vector of two 32 bit integers,
@code{V4HI} for a vector of four 16 bit integers, and @code{V8QI} for a
vector of eight 8 bit integers. Some of the builtins operate on MMX
registers as a whole 64 bit entity, these use @code{DI} as their mode.
vector of eight 8 bit integers. Some of the built-in functions operate on
MMX registers as a whole 64 bit entity, these use @code{DI} as their mode.
If 3Dnow extensions are enabled, @code{V2SF} is used as a mode for a vector
of two 32 bit floating point values.
@ -7638,7 +7638,7 @@ integers, these use @code{V4SI}. Finally, some instructions operate on an
entire vector register, interpreting it as a 128 bit integer, these use mode
@code{TI}.
The following builtins are made available by @option{-mmmx}:
The following built-in functions are made available by @option{-mmmx}:
@table @code
@item v8qi __builtin_ia32_paddb (v8qi, v8qi)
Generates the @code{paddb} machine instruction.
@ -7720,7 +7720,7 @@ Generates the @code{packuswb} machine instruction.
@end table
The following builtins are made available either with @option{-msse}, or
The following built-in functions are made available either with @option{-msse}, or
with a combination of @option{-m3dnow} and @option{-march=athlon}.
@table @code
@ -7764,7 +7764,7 @@ a value of 1, it generates @code{prefetcht0}; for a value of 2, it generates
@end table
The following builtins are available when @option{-msse} is used.
The following built-in functions are available when @option{-msse} is used.
@table @code
@item int __buitlin_ia32_comieq (v4sf, v4sf)