re PR target/43653 (ICE at reload1.c:1188 with -O1 -ftree-vectorize and empty struct)

PR target/43653
	* config/i386/i386.c (ix86_secondary_reload): Handle SSE
	input reload with PLUS RTX.

testsuite/ChangeLog:

	PR target/43653
	* gcc.target/i386/pr43653.c: New test.

From-SVN: r170258
This commit is contained in:
Uros Bizjak 2011-02-17 23:10:37 +01:00
parent 7618350871
commit 84316f2547
4 changed files with 72 additions and 7 deletions

View File

@ -1,3 +1,9 @@
2011-02-17 Uros Bizjak <ubizjak@gmail.com>
PR target/43653
* config/i386/i386.c (ix86_secondary_reload): Handle SSE
input reload with PLUS RTX.
2011-02-15 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
PR pch/14940
@ -16,7 +22,7 @@
2010-08-22 John David Anglin <dave.anglin@nrc-cnrc.gc.ca>
PR boehm-gc/34544
PR boehm-gc/34544
* gthr-posix.h (__gthread_active_init): Delete.
(__gthread_active_p): Do activity check here.
Don't include errno.h on hppa-hpux. Update comment.
@ -29,9 +35,9 @@
Backport from mainline:
2010-12-30 Nathan Froyd <froydnj@codesourcery.com>
PR target/44606
* reload1.c (choose_reload_regs): Don't look for equivalences for
output reloads of constant loads.
PR target/44606
* reload1.c (choose_reload_regs): Don't look for equivalences for
output reloads of constant loads.
2011-01-17 H.J. Lu <hongjiu.lu@intel.com>
@ -152,7 +158,7 @@
Backport from mainline:
2010-09-15 Olivier Hainque <hainque@adacore.com>
Jose Ruiz <ruiz@adacore.com>
Jose Ruiz <ruiz@adacore.com>
* config/alpha/osf.h (MD_UNWIND_SUPPORT): Define.
* config/alpha/osf-unwind.h: New file.
@ -260,7 +266,7 @@
PR middle-end/44569
* lower-suberg.c (simplify_subreg_concatn): For VOIDmode elements,
determine the mode of a subreg by GET_MODE_INNER of CONCATN RTX.
determine the mode of a subreg by GET_MODE_INNER of a CONCATN RTX.
2010-10-22 Uros Bizjak <ubizjak@gmail.com>

View File

@ -25627,7 +25627,8 @@ ix86_secondary_reload (bool in_p, rtx x, enum reg_class rclass,
{
/* QImode spills from non-QI registers require
intermediate register on 32bit targets. */
if (!in_p && mode == QImode && !TARGET_64BIT
if (!TARGET_64BIT
&& !in_p && mode == QImode
&& (rclass == GENERAL_REGS
|| rclass == LEGACY_REGS
|| rclass == INDEX_REGS))
@ -25647,6 +25648,45 @@ ix86_secondary_reload (bool in_p, rtx x, enum reg_class rclass,
return Q_REGS;
}
/* This condition handles corner case where an expression involving
pointers gets vectorized. We're trying to use the address of a
stack slot as a vector initializer.
(set (reg:V2DI 74 [ vect_cst_.2 ])
(vec_duplicate:V2DI (reg/f:DI 20 frame)))
Eventually frame gets turned into sp+offset like this:
(set (reg:V2DI 21 xmm0 [orig:74 vect_cst_.2 ] [74])
(vec_duplicate:V2DI (plus:DI (reg/f:DI 7 sp)
(const_int 392 [0x188]))))
That later gets turned into:
(set (reg:V2DI 21 xmm0 [orig:74 vect_cst_.2 ] [74])
(vec_duplicate:V2DI (plus:DI (reg/f:DI 7 sp)
(mem/u/c/i:DI (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S8 A64]))))
We'll have the following reload recorded:
Reload 0: reload_in (DI) =
(plus:DI (reg/f:DI 7 sp)
(mem/u/c/i:DI (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [0 S8 A64]))
reload_out (V2DI) = (reg:V2DI 21 xmm0 [orig:74 vect_cst_.2 ] [74])
SSE_REGS, RELOAD_OTHER (opnum = 0), can't combine
reload_in_reg: (plus:DI (reg/f:DI 7 sp) (const_int 392 [0x188]))
reload_out_reg: (reg:V2DI 21 xmm0 [orig:74 vect_cst_.2 ] [74])
reload_reg_rtx: (reg:V2DI 22 xmm1)
Which isn't going to work since SSE instructions can't handle scalar
additions. Returning GENERAL_REGS forces the addition into integer
register and reload can handle subsequent reloads without problems. */
if (in_p && GET_CODE (x) == PLUS
&& SSE_CLASS_P (rclass)
&& SCALAR_INT_MODE_P (mode))
return GENERAL_REGS;
return NO_REGS;
}

View File

@ -1,3 +1,8 @@
2011-02-17 Uros Bizjak <ubizjak@gmail.com>
PR target/43653
* gcc.target/i386/pr43653.c: New test.
2011-02-14 Tobias Burnus <burnus@net-b.de>
* gfortran.dg/argument_checking_13.f90: Update dg-error.

View File

@ -0,0 +1,14 @@
/* { dg-do compile } */
/* { dg-options "-O1 -ftree-vectorize -msse" } */
typedef struct {} S;
void *foo()
{
S a[64], *p[64];
int i;
for (i = 0; i < 64; i++)
p[i] = &a[i];
return p[0];
}