OpenE2K/gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

re PR target/22076 (Strange code for MMX register moves)

Browse Source 
PR target/22076
        PR target/34256

        * config/i386/mmx.md (*mov<mode>_internal_rex64): Use "!y" to
        prevent reload from using MMX registers.
        (*mov<mode>_internal): Ditto.
        (*movv2sf_internal_rex64): Ditto.
        (*movv2sf_internal): Ditto.

testsuite/ChangeLog:

        PR target/22076
        PR target/34256
        * gcc.target/i386/pr22076.c: New test.
        * gcc.target/i386/pr34256.c: New test.
        * gcc.target/i386/vecinit-5.c: New test.
        * gcc.target/i386/vecinit-6.c: New test.
        * gcc.target/i386/vecinit-[1-4].c: Check that no MMX register is used.

        * g++.dg/compat/struct-layout-1.h: Do not include <mmintrin.h> and
        <xmmintrin.h>, define __m64 and __m128 directly.
        * g++.dg/compat/struct-layout-1_generate.c: Add -mno-mmx for x86.

From-SVN: r132572
This commit is contained in:
Uros Bizjak 2008-02-23 16:24:02 +01:00 committed by Uros Bizjak
parent 73c17ad2c8
commit 84495fd9b7
13 changed files with 119 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
gcc/ChangeLog
View File

@ -1,3 +1,13 @@
2008-02-23 Uros Bizjak <ubizjak@gmail.com>
PR target/22076
PR target/34256
* config/i386/mmx.md (*mov<mode>_internal_rex64): Use "!y" to
prevent reload from using MMX registers.
(*mov<mode>_internal): Ditto.
(*movv2sf_internal_rex64): Ditto.
(*movv2sf_internal): Ditto.
2008-02-23 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
PR documentation/31569

16
gcc/config/i386/mmx.md
View File

@ -63,9 +63,9 @@
(define_insn "*mov<mode>_internal_rex64"
[(set (match_operand:MMXMODEI 0 "nonimmediate_operand"
"=rm,r,*y,*y ,m ,*y,Y2,x,x ,m,r,x")
"=rm,r,!y,!y ,m ,!y,Y2,x,x ,m,r,x")
(match_operand:MMXMODEI 1 "vector_move_operand"
"Cr ,m,C ,*ym,*y,Y2,*y,C,xm,x,x,r"))]
"Cr ,m,C ,!ym,!y,Y2,!y,C,xm,x,x,r"))]
"TARGET_64BIT && TARGET_MMX
&& !(MEM_P (operands[0]) && MEM_P (operands[1]))"
"@
@ -87,9 +87,9 @@
(define_insn "*mov<mode>_internal"
[(set (match_operand:MMXMODEI 0 "nonimmediate_operand"
"=*y,*y ,m ,*y ,*Y2,*Y2,*Y2 ,m ,*x,*x,*x,m ,?r ,?m")
"=!y,!y ,m ,!y ,*Y2,*Y2,*Y2 ,m ,*x,*x,*x,m ,?r ,?m")
(match_operand:MMXMODEI 1 "vector_move_operand"
"C ,*ym,*y,*Y2,*y ,C ,*Y2m,*Y2,C ,*x,m ,*x,irm,r"))]
"C ,!ym,!y,*Y2,!y ,C ,*Y2m,*Y2,C ,*x,m ,*x,irm,r"))]
"TARGET_MMX
&& !(MEM_P (operands[0]) && MEM_P (operands[1]))"
"@
@ -122,9 +122,9 @@
(define_insn "*movv2sf_internal_rex64"
[(set (match_operand:V2SF 0 "nonimmediate_operand"
"=rm,r,*y ,*y ,m ,*y,Y2,x,x,x,m,r,x")
"=rm,r,!y ,!y ,m ,!y,Y2,x,x,x,m,r,x")
(match_operand:V2SF 1 "vector_move_operand"
"Cr ,m ,C ,*ym,*y,Y2,*y,C,x,m,x,x,r"))]
"Cr ,m ,C ,!ym,!y,Y2,!y,C,x,m,x,x,r"))]
"TARGET_64BIT && TARGET_MMX
&& !(MEM_P (operands[0]) && MEM_P (operands[1]))"
"@
@ -147,9 +147,9 @@
(define_insn "*movv2sf_internal"
[(set (match_operand:V2SF 0 "nonimmediate_operand"
"=*y,*y ,m,*y ,*Y2,*x,*x,*x,m ,?r ,?m")
"=!y,!y ,m,!y ,*Y2,*x,*x,*x,m ,?r ,?m")
(match_operand:V2SF 1 "vector_move_operand"
"C ,*ym,*y,*Y2,*y ,C ,*x,m ,*x,irm,r"))]
"C ,!ym,!y,*Y2,!y ,C ,*x,m ,*x,irm,r"))]
"TARGET_MMX
&& !(MEM_P (operands[0]) && MEM_P (operands[1]))"
"@

14
gcc/testsuite/ChangeLog
View File

@ -1,3 +1,17 @@
2008-02-23 Uros Bizjak <ubizjak@gmail.com>
PR target/22076
PR target/34256
* gcc.target/i386/pr22076.c: New test.
* gcc.target/i386/pr34256.c: New test.
* gcc.target/i386/vecinit-5.c: New test.
* gcc.target/i386/vecinit-6.c: New test.
* gcc.target/i386/vecinit-[1-4].c: Check that no MMX register is used.
* g++.dg/compat/struct-layout-1.h: Do not include <mmintrin.h> and
<xmmintrin.h>, define __m64 and __m128 directly.
* g++.dg/compat/struct-layout-1_generate.c: Add -mno-mmx for x86.
2008-02-22 Andrew Pinski <andrew_pinski@playstation.sony.com>
PR C++/34715

4
gcc/testsuite/g++.dg/compat/struct-layout-1.h
View File

@ -44,12 +44,12 @@ typedef int u2df;
#endif
#if (defined __i386__ || defined __x86_64__) && !defined SKIP_ATTRIBUTE
# ifdef __MMX__
# include <mmintrin.h>
typedef int __m64 __attribute__ ((__vector_size__ (8)));
# else
typedef int __m64;
# endif
# ifdef __SSE__
# include <xmmintrin.h>
typedef float __m128 __attribute__ ((__vector_size__ (16)));
# else
typedef int __m128;
# endif

1
gcc/testsuite/g++.dg/compat/struct-layout-1_generate.c
View File

@ -44,6 +44,7 @@ along with GCC; see the file COPYING3. If not see
#define DG_OPTIONS "\
/* { dg-options \"%1$s-I%2$s\" } */\n\
/* { dg-options \"%1$s-I%2$s -mno-mmx\" { target i?86-*-* x86_64-*-* } } */\n\
/* { dg-options \"%1$s-I%2$s -fno-common\" { target hppa*-*-hpux* } } */\n\
/* { dg-options \"%1$s-I%2$s -mno-base-addresses\" { target mmix-*-* } } */\n\
\n"

18
gcc/testsuite/gcc.target/i386/pr22076.c Normal file
View File

@ -0,0 +1,18 @@
/* { dg-do compile } */
/* { dg-options "-O2 -flax-vector-conversions -mmmx" } */
#include <mmintrin.h>
__v8qi test ()
{
__v8qi mm0 = {1,2,3,4,5,6,7,8};
__v8qi mm1 = {11,22,33,44,55,66,77,88};
volatile __m64 x;
x = _mm_add_pi8 (mm0, mm1);
return x;
}
/* { dg-final { scan-assembler-times "movq" 3 } } */
/* { dg-final { scan-assembler-times "movl" 1 { target ilp32 } } } */

14
gcc/testsuite/gcc.target/i386/pr34256.c Normal file
View File

@ -0,0 +1,14 @@
/* { dg-do compile } */
/* { dg-require-effective-target lp64 } */
/* { dg-options "-O2 -march=core2" } */
#include <mmintrin.h>
__m64 x;
__m64 y;
unsigned long long foo(__m64 m) {
return _mm_cvtm64_si64(_mm_add_pi32(x, y));
}
/* { dg-final { scan-assembler-times "mov" 2 } } */

1
gcc/testsuite/gcc.target/i386/vecinit-1.c
View File

@ -9,3 +9,4 @@ vector float f3(void) { return (vector float){ 0.0, 0.0, a, 0.0}; }
vector float f4(void) { return (vector float){ 0.0, 0.0, 0.0, a}; }
/* { dg-final { scan-assembler-not "movaps" } } */
/* { dg-final { scan-assembler-not "xor" } } */
/* { dg-final { scan-assembler-not "%mm" } } */

1
gcc/testsuite/gcc.target/i386/vecinit-2.c
View File

@ -9,3 +9,4 @@ vector int f3(void) { return (vector int){ 0, 0, a, 0}; }
vector int f4(void) { return (vector int){ 0, 0, 0, a}; }
/* { dg-final { scan-assembler-not "movaps" } } */
/* { dg-final { scan-assembler-not "xor" } } */
/* { dg-final { scan-assembler-not "%mm" } } */

1
gcc/testsuite/gcc.target/i386/vecinit-3.c
View File

@ -6,3 +6,4 @@ char a;
vector char f(void) { return (vector char){ a, a, a, a, a, a, a, a,
a, a, a, a, a, a, a, a }; }
/* { dg-final { scan-assembler-not "sall" } } */
/* { dg-final { scan-assembler-not "%mm" } } */

1
gcc/testsuite/gcc.target/i386/vecinit-4.c
View File

@ -5,3 +5,4 @@
short a;
vector short f(void) { return (vector short){ a, a, a, a, a, a, a, a }; }
/* { dg-final { scan-assembler-not "sall" } } */
/* { dg-final { scan-assembler-not "%mm" } } */

24
gcc/testsuite/gcc.target/i386/vecinit-5.c Normal file
View File

@ -0,0 +1,24 @@
/* { dg-do compile } */
/* { dg-options "-O2 -msse2" } */
#define vector __attribute__((vector_size(16)))
float a, b;
vector float f1(void) { return (vector float){ 0.0, 0.0, a, a}; }
vector float f2(void) { return (vector float){ a, a, 0.0, 0.0}; }
vector float f3(void) { return (vector float){ 0.0, a, 0.0, a}; }
vector float f4(void) { return (vector float){ a, 0.0, a, 0.0}; }
vector float f5(void) { return (vector float){ 1.0, 1.0, a, a}; }
vector float f6(void) { return (vector float){ a, a, 1.0, 1.0}; }
vector float f7(void) { return (vector float){ 1.0, a, 1.0, a}; }
vector float f8(void) { return (vector float){ a, 1.0, a, 1.0}; }
vector float fa(void) { return (vector float){ 1.0, 1.0, 0.0, 0.0}; }
vector float fb(void) { return (vector float){ 1.0, 0.0, 1.0, 0.0}; }
vector float fc(void) { return (vector float){ 0.0, 1.0, 0.0, 1.0}; }
vector float fA(void) { return (vector float){ a, a, b, b}; }
vector float fB(void) { return (vector float){ a, b, a, b}; }
vector float fC(void) { return (vector float){ a, a, a, a}; }
/* { dg-final { scan-assembler-not "%mm" } } */

24
gcc/testsuite/gcc.target/i386/vecinit-6.c Normal file
View File

@ -0,0 +1,24 @@
/* { dg-do compile } */
/* { dg-options "-O2 -msse2" } */
#define vector __attribute__((vector_size(16)))
int a, b;
vector int f1(void) { return (vector int){ 0, 0, a, a}; }
vector int f2(void) { return (vector int){ a, a, 0, 0}; }
vector int f3(void) { return (vector int){ 0, a, 0, a}; }
vector int f4(void) { return (vector int){ a, 0, a, 0}; }
vector int f5(void) { return (vector int){ 1, 1, a, a}; }
vector int f6(void) { return (vector int){ a, a, 1, 1}; }
vector int f7(void) { return (vector int){ 1, a, 1, a}; }
vector int f8(void) { return (vector int){ a, 1, a, 1}; }
vector int fa(void) { return (vector int){ 1, 1, 0, 0}; }
vector int fb(void) { return (vector int){ 1, 0, 1, 0}; }
vector int fc(void) { return (vector int){ 0, 1, 0, 1}; }
vector int fA(void) { return (vector int){ a, a, b, b}; }
vector int fB(void) { return (vector int){ a, b, a, b}; }
vector int fC(void) { return (vector int){ a, a, a, a}; }
/* { dg-final { scan-assembler-not "%mm" } } */