re PR rtl-optimization/90007 (ICE in extract_constrain_insn_cached, at recog.c:2223)

2019-11-27  Vladimir Makarov  <vmakarov@redhat.com>

	PR rtl-optimization/90007
	* recog.c (constrain_operands): Permit hard registers too for
	memory when LRA is used.

2019-11-27  Vladimir Makarov  <vmakarov@redhat.com>

	PR rtl-optimization/90007
	* gcc.target/i386/pr90007.c: New test.

From-SVN: r278770
This commit is contained in:
Vladimir Makarov 2019-11-27 14:24:47 +00:00 committed by Vladimir Makarov
parent 1906392b2c
commit 864233f111
4 changed files with 28 additions and 3 deletions

View File

@ -1,3 +1,9 @@
2019-11-27 Vladimir Makarov <vmakarov@redhat.com>
PR rtl-optimization/90007
* recog.c (constrain_operands): Permit hard registers too for
memory when LRA is used.
2019-11-27 Bernd Schmidt <bernds_cb1@t-online.de>
* config/m68k/m68k.c (m68k_output_compare_fp): Restore differences

View File

@ -2740,10 +2740,9 @@ constrain_operands (int strict, alternative_mask alternatives)
/* Before reload, accept what reload can turn
into a mem. */
|| (strict < 0 && CONSTANT_P (op))
/* Before reload, accept a pseudo,
/* Before reload, accept a pseudo or hard register,
since LRA can turn it into a mem. */
|| (strict < 0 && targetm.lra_p () && REG_P (op)
&& REGNO (op) >= FIRST_PSEUDO_REGISTER)
|| (strict < 0 && targetm.lra_p () && REG_P (op))
/* During reload, accept a pseudo */
|| (reload_in_progress && REG_P (op)
&& REGNO (op) >= FIRST_PSEUDO_REGISTER)))

View File

@ -1,3 +1,8 @@
2019-11-27 Vladimir Makarov <vmakarov@redhat.com>
PR rtl-optimization/90007
* gcc.target/i386/pr90007.c: New test.
2019-11-27 Andrew Sutton <asutton@lock3software.com>
Emit hard errors for certain satisfaction errors.

View File

@ -0,0 +1,15 @@
/* PR rtl-optimization/90007 */
/* { dg-do compile { target x86_64-*-* } } */
/* { dg-options "-march=bdver1 -mfpmath=387 -O1 -fschedule-insns -fselective-scheduling" } */
void
qj (int b9, int r9, int k4, int k0, int e7)
{
(void) b9;
(void) r9;
(void) k4;
while (!!k0 == e7 * 1.1)
{
}
}