OpenE2K
/
gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

mips.h (processor_type): Add names for the 24K. 

* config/mips/mips.h (processor_type): Add names for the 24K.
	* config/mips/mips.c (mips_cpu_info_table): Add names for the 24K
	processor family.
	* config/mips/mips.md (cnv_mode): New attribute for recording the
	conversion types of float convert insns.
	(cpu): Add 24k and 24kx.
	(include): Include 24k.md file.
	(truncdfsf2, extendsfdf2, fix_truncdfsi2_insn, fix_truncdfsi2_macro)
	(fix_truncdfdi2, fix_truncsfdi2, floatsidf2, floatdidf2, floatsisf2)
	(floatdisf2): Setup cnv_mode.
	(fix_truncsfsi2_insn, fix_truncsfsi2_macro): Changed mode to SF and
	setup cnv_mode.
	* config/mips/24k.md: New file, contains 24k DFA pipeline
	description.

From-SVN: r99429
This commit is contained in:
David Ung 2005-05-09 11:43:50 +00:00 committed by Richard Sandiford
parent f5b9e7c92c
commit 880986c1ac
5 changed files with 507 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
gcc/ChangeLog
View File

@ -1,3 +1,20 @@
2005-05-09 David Ung <davidu@mips.com>
* config/mips/mips.h (processor_type): Add names for the 24K.
* config/mips/mips.c (mips_cpu_info_table): Add names for the 24K
processor family.
* config/mips/mips.md (cnv_mode): New attribute for recording the
conversion types of float convert insns.
(cpu): Add 24k and 24kx.
(include): Include 24k.md file.
(truncdfsf2, extendsfdf2, fix_truncdfsi2_insn, fix_truncdfsi2_macro)
(fix_truncdfdi2, fix_truncsfdi2, floatsidf2, floatdidf2, floatsisf2)
(floatdisf2): Setup cnv_mode.
(fix_truncsfsi2_insn, fix_truncsfsi2_macro): Changed mode to SF and
setup cnv_mode.
* config/mips/24k.md: New file, contains 24k DFA pipeline
description.
2005-05-09 Nathan Sidwell <nathan@codesourcery.com>
* config/sh/sh.c (print_operand_address): Use gcc_assert and

457
gcc/config/mips/24k.md Normal file
View File

@ -0,0 +1,457 @@
;; DFA-based pipeline descriptions for MIPS Technologies 24K core.
;; Contributed by Chao-ying Fu (fu@mips.com), Nigel Stephens (nigel@mips.com)
;; and David Ung (davidu@mips.com)
;;
;; The 24K is a single-issue processor with a half-clocked fpu.
;; The 24Kx is 24k with 1:1 clocked fpu.
;;
;; References:
;; "MIPS32 24K Processor Core Family Software User's Manual, Rev 3.04."
;;
;; Copyright (C) 2005 Free Software Foundation, Inc.
;;
;; This file is part of GCC.
;;
;; GCC is free software; you can redistribute it and/or modify it
;; under the terms of the GNU General Public License as published
;; by the Free Software Foundation; either version 2, or (at your
;; option) any later version.
;; GCC is distributed in the hope that it will be useful, but WITHOUT
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
;; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
;; License for more details.
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING. If not, write to the
;; Free Software Foundation, 59 Temple Place - Suite 330, Boston,
;; MA 02111-1307, USA.
(define_automaton "r24k_cpu, r24k_mdu, r24k_fpu")
;; Integer execution unit.
(define_cpu_unit "r24k_iss" "r24k_cpu")
(define_cpu_unit "r24k_ixu_arith" "r24k_cpu")
(define_cpu_unit "r24k_mul3a" "r24k_mdu")
(define_cpu_unit "r24k_mul3b" "r24k_mdu")
(define_cpu_unit "r24k_mul3c" "r24k_mdu")
;; --------------------------------------------------------------
;; Producers
;; --------------------------------------------------------------
;; 1. Loads: lb, lbu, lh, lhu, ll, lw, lwl, lwr, lwpc, lwxs
(define_insn_reservation "r24k_int_load" 2
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "load"))
"r24k_iss+r24k_ixu_arith")
;; 2. Arithmetic: add, addi, addiu, addiupc, addu, and, andi, clo, clz,
;; ext, ins, lui, movn, movz, nor, or, ori, rotr, rotrv, seb, seh, sll,
;; sllv, slt, slti, sltiu, sltu, sra, srav, srl, srlv, sub, subu, wsbh,
;; xor, xori
;; (movn/movz is not matched, we'll need to split condmov to
;; differentiate between integer/float moves)
(define_insn_reservation "r24k_int_arith" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "arith,const,nop,shift,slt"))
"r24k_iss+r24k_ixu_arith")
;; 3. Links: bgezal, bgezall, bltzal, bltzall, jal, jalr, jalx
;; 3a. jr/jalr consumer
(define_insn_reservation "r24k_int_jump" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "call,jump"))
"r24k_iss+r24k_ixu_arith")
;; 3b. branch consumer
(define_insn_reservation "r24k_int_branch" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "branch"))
"r24k_iss+r24k_ixu_arith")
;; 4. MDU: fully pipelined multiplier
;; mult - delivers result to hi/lo in 1 cycle (pipelined)
(define_insn_reservation "r24k_int_mult" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "imul"))
"r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)")
;; madd, msub - delivers result to hi/lo in 1 cycle (pipelined)
(define_insn_reservation "r24k_int_madd" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "imadd"))
"r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)")
;; mul - delivers result to gpr in 5 cycles
;; (disabled for now until we introduce the 3 operand mul into the general
;; patterns).
;;(define_insn_reservation "r24k_int_mul3" 5
;; (and (eq_attr "cpu" "24k,24kx")
;; (eq_attr "type" "imul3"))
;; "r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)*5")
;; mfhi, mflo, mflhxu - deliver result to gpr in 5 cycles
(define_insn_reservation "r24k_int_mfhilo" 5
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "mfhilo"))
"r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)")
;; mthi, mtlo, mtlhx - deliver result to hi/lo, thence madd, handled as bypass
(define_insn_reservation "r24k_int_mthilo" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "mthilo"))
"r24k_iss+(r24k_mul3a|r24k_mul3b|r24k_mul3c)")
;; div - default to 36 cycles for 32bit operands. Faster for 24bit, 16bit and
;; 8bit, but is tricky to identify.
(define_insn_reservation "r24k_int_div" 36
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "idiv"))
"r24k_iss+(r24k_mul3a+r24k_mul3b+r24k_mul3c)*36")
;; 5. Cop: cfc1, di, ei, mfc0, mtc0
;; (Disabled until we add proper cop0 support)
;;(define_insn_reservation "r24k_int_cop" 3
;; (and (eq_attr "cpu" "24k,24kx")
;; (eq_attr "type" "cop0"))
;; "r24k_iss+r24k_ixu_arith")
;; 6. Store
(define_insn_reservation "r24k_int_store" 1
(and (eq_attr "cpu" "24k,24kx")
(and (eq_attr "type" "store")
(eq_attr "mode" "!unknown")))
"r24k_iss+r24k_ixu_arith")
;; 6.1 Special case - matches the cprestore pattern which don't set the mode
;; attrib. This avoids being set as r24k_int_store and have it checked
;; against store_data_bypass_p, which would then fail because cprestore
;; does not have a normal SET pattern.
(define_insn_reservation "r24k_unknown_store" 1
(and (eq_attr "cpu" "24k,24kx")
(and (eq_attr "type" "store")
(eq_attr "mode" "unknown")))
"r24k_iss+r24k_ixu_arith")
;; 7. Multiple instructions
(define_insn_reservation "r24k_int_multi" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "multi"))
"r24k_iss+r24k_ixu_arith+r24k_fpu_arith+(r24k_mul3a+r24k_mul3b+r24k_mul3c)")
;; 8. Unknowns - Currently these include blockage, consttable and alignment
;; rtls. They do not really affect scheduling latency, (blockage affects
;; scheduling via log links, but not used here).
(define_insn_reservation "r24k_int_unknown" 0
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "unknown"))
"r24k_iss")
;; 9. Prefetch
(define_insn_reservation "r24k_int_prefetch" 1
(and (eq_attr "cpu" "24k,24kx")
(eq_attr "type" "prefetch,prefetchx"))
"r24k_iss+r24k_ixu_arith")
;; --------------------------------------------------------------
;; Bypass to Consumer
;; --------------------------------------------------------------
;; load->next use : 2 cycles (Default)
;; load->load base: 3 cycles
;; load->store base: 3 cycles
;; load->prefetch: 3 cycles
(define_bypass 3 "r24k_int_load" "r24k_int_load")
(define_bypass 3 "r24k_int_load" "r24k_int_store" "!store_data_bypass_p")
(define_bypass 3 "r24k_int_load" "r24k_int_prefetch")
;; arith->next use : 1 cycles (Default)
;; arith->load base: 2 cycles
;; arith->store base: 2 cycles
;; arith->prefetch: 2 cycles
(define_bypass 2 "r24k_int_arith" "r24k_int_load")
(define_bypass 2 "r24k_int_arith" "r24k_int_store" "!store_data_bypass_p")
(define_bypass 2 "r24k_int_arith" "r24k_int_prefetch")
;; mul3->next use : 5 cycles (default)
;; mul3->l/s base : 6 cycles
;; mul3->prefetch : 6 cycles
;;(define_bypass 6 "r24k_int_mul3" "r24k_int_load")
;;(define_bypass 6 "r24k_int_mul3" "r24k_int_store" "!store_data_bypass_p")
;;(define_bypass 6 "r24k_int_mul3" "r24k_int_prefetch")
;; mfhilo->next use : 5 cycles (default)
;; mfhilo->l/s base : 6 cycles
;; mfhilo->prefetch : 6 cycles
;; mthilo->madd/msub : 2 cycle (only for mthi/lo not mfhi/lo)
(define_bypass 6 "r24k_int_mfhilo" "r24k_int_load")
(define_bypass 6 "r24k_int_mfhilo" "r24k_int_store" "!store_data_bypass_p")
(define_bypass 6 "r24k_int_mfhilo" "r24k_int_prefetch")
(define_bypass 2 "r24k_int_mthilo" "r24k_int_madd")
;; cop->next use : 3 cycles (Default)
;; cop->l/s base : 4 cycles
;; (define_bypass 4 "r24k_int_cop" "r24k_int_load")
;; (define_bypass 4 "r24k_int_cop" "r24k_int_store" "!store_data_bypass_p")
;; multi->next use : 1 cycles (Default)
;; multi->l/s base : 2 cycles
;; multi->prefetch : 2 cycles
(define_bypass 2 "r24k_int_multi" "r24k_int_load")
(define_bypass 2 "r24k_int_multi" "r24k_int_store" "!store_data_bypass_p")
(define_bypass 2 "r24k_int_multi" "r24k_int_prefetch")
;; --------------------------------------------------------------
;; Floating Point Instructions
;; --------------------------------------------------------------
(define_cpu_unit "r24k_fpu_arith" "r24k_fpu")
;; The 24k is a single issue cpu, and the fpu runs at half clock speed,
;; so each fpu instruction ties up the shared instruction scheduler for
;; 1 cycle, and the fpu scheduler for 2 cycles.
;;
;; These timings are therefore twice the values in the 24K manual,
;; which are quoted in fpu clocks.
;;
;; The 24kx is a 24k configuered with 1:1 cpu and fpu, so use
;; the unscaled timings
(define_reservation "r24k_fpu_iss" "r24k_iss+(r24k_fpu_arith*2)")
;; fadd, fabs, fneg
(define_insn_reservation "r24k_fadd" 8
(and (eq_attr "cpu" "24k")
(eq_attr "type" "fadd,fabs,fneg"))
"r24k_fpu_iss")
;; fmove, fcmove
(define_insn_reservation "r24k_fmove" 8
(and (eq_attr "cpu" "24k")
(eq_attr "type" "fmove,condmove"))
"r24k_fpu_iss")
;; fload
(define_insn_reservation "r24k_fload" 6
(and (eq_attr "cpu" "24k")
(eq_attr "type" "fpload,fpidxload"))
"r24k_fpu_iss")
;; fstore
(define_insn_reservation "r24k_fstore" 2
(and (eq_attr "cpu" "24k")
(eq_attr "type" "fpstore"))
"r24k_fpu_iss")
;; fmul, fmadd
(define_insn_reservation "r24k_fmul_sf" 8
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fmul,fmadd")
(eq_attr "mode" "SF")))
"r24k_fpu_iss")
(define_insn_reservation "r24k_fmul_df" 10
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fmul,fmadd")
(eq_attr "mode" "DF")))
"r24k_fpu_iss,(r24k_fpu_arith*2)")
;; fdiv, fsqrt, frsqrt
(define_insn_reservation "r24k_fdiv_sf" 34
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fdiv,fsqrt,frsqrt")
(eq_attr "mode" "SF")))
"r24k_fpu_iss,(r24k_fpu_arith*26)")
(define_insn_reservation "r24k_fdiv_df" 64
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fdiv,fsqrt")
(eq_attr "mode" "DF")))
"r24k_fpu_iss,(r24k_fpu_arith*56)")
;; frsqrt
(define_insn_reservation "r24k_frsqrt_df" 70
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "frsqrt")
(eq_attr "mode" "DF")))
"r24k_fpu_iss,(r24k_fpu_arith*60)")
;; fcmp
(define_insn_reservation "r24k_fcmp" 4
(and (eq_attr "cpu" "24k")
(eq_attr "type" "fcmp"))
"r24k_fpu_iss")
;; fcmp -> movf.fmt & movt.fmt bypass (dependency must be on the condition)
(define_bypass 2 "r24k_fcmp" "r24k_fmove")
;; fcvt (cvt.d.s, cvt.[sd].[wl])
(define_insn_reservation "r24k_fcvt_i2f_s2d" 8
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "I2S,I2D,S2D")))
"r24k_fpu_iss")
;; fcvt (cvt.s.d)
(define_insn_reservation "r24k_fcvt_s2d" 12
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "D2S")))
"r24k_fpu_iss")
;; fcvt (cvt.[wl].[sd], etc)
(define_insn_reservation "r24k_fcvt_f2i" 10
(and (eq_attr "cpu" "24k")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "S2I,D2I")))
"r24k_fpu_iss")
;; fxfer (mfc1, mfhc1, mtc1, mthc1)
(define_insn_reservation "r24k_fxfer" 4
(and (eq_attr "cpu" "24k")
(eq_attr "type" "xfer"))
"r24k_fpu_iss")
;; --------------------------------------------------------------
;; Bypass to Consumer
;; --------------------------------------------------------------
;; r24k_fcvt_f2i->l/s base : 11 cycles
;; r24k_fcvt_f2i->prefetch : 11 cycles
(define_bypass 11 "r24k_fcvt_f2i" "r24k_int_load")
(define_bypass 11 "r24k_fcvt_f2i" "r24k_int_store" "!store_data_bypass_p")
(define_bypass 11 "r24k_fcvt_f2i" "r24k_int_prefetch")
;; r24k_fxfer->l/s base : 5 cycles
;; r24k_fxfer->prefetch : 5 cycles
(define_bypass 5 "r24k_fxfer" "r24k_int_load")
(define_bypass 5 "r24k_fxfer" "r24k_int_store" "!store_data_bypass_p")
(define_bypass 5 "r24k_fxfer" "r24k_int_prefetch")
;; --------------------------------------------------------------
;; The 24kx is a 24k configured with 1:1 cpu and fpu, so use
;; the unscaled timings
;; --------------------------------------------------------------
(define_reservation "r24kx_fpu_iss" "r24k_iss+r24k_fpu_arith")
;; fadd, fabs, fneg
(define_insn_reservation "r24kx_fadd" 4
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "fadd,fabs,fneg"))
"r24kx_fpu_iss")
;; fmove, fcmove
(define_insn_reservation "r24kx_fmove" 4
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "fmove,condmove"))
"r24kx_fpu_iss")
;; fload
(define_insn_reservation "r24kx_fload" 3
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "fpload,fpidxload"))
"r24kx_fpu_iss")
;; fstore
(define_insn_reservation "r24kx_fstore" 1
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "fpstore"))
"r24kx_fpu_iss")
;; fmul, fmadd
(define_insn_reservation "r24kx_fmul_sf" 4
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fmul,fmadd")
(eq_attr "mode" "SF")))
"r24kx_fpu_iss")
(define_insn_reservation "r24kx_fmul_df" 5
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fmul,fmadd")
(eq_attr "mode" "DF")))
"r24kx_fpu_iss,r24k_fpu_arith")
;; fdiv, fsqrt, frsqrt
(define_insn_reservation "r24kx_fdiv_sf" 17
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fdiv,fsqrt,frsqrt")
(eq_attr "mode" "SF")))
"r24kx_fpu_iss,(r24k_fpu_arith*13)")
(define_insn_reservation "r24kx_fdiv_df" 32
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fdiv,fsqrt")
(eq_attr "mode" "DF")))
"r24kx_fpu_iss,(r24k_fpu_arith*28)")
;; frsqrt
(define_insn_reservation "r24kx_frsqrt_df" 35
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "frsqrt")
(eq_attr "mode" "DF")))
"r24kx_fpu_iss,(r24k_fpu_arith*30)")
;; fcmp
(define_insn_reservation "r24kx_fcmp" 2
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "fcmp"))
"r24kx_fpu_iss")
;; fcmp -> movf.fmt & movt.fmt bypass (dependency must be on the condition)
(define_bypass 1 "r24kx_fcmp" "r24kx_fmove")
;; fcvt (cvt.d.s, cvt.[sd].[wl])
(define_insn_reservation "r24kx_fcvt_i2f_s2d" 4
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "I2S,I2D,S2D")))
"r24kx_fpu_iss")
;; fcvt (cvt.s.d)
(define_insn_reservation "r24kx_fcvt_s2d" 6
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "D2S")))
"r24kx_fpu_iss")
;; fcvt (cvt.[wl].[sd], etc)
(define_insn_reservation "r24kx_fcvt_f2i" 5
(and (eq_attr "cpu" "24kx")
(and (eq_attr "type" "fcvt")
(eq_attr "cnv_mode" "S2I,D2I")))
"r24kx_fpu_iss")
;; fxfer (mfc1, mfhc1, mtc1, mthc1)
(define_insn_reservation "r24kx_fxfer" 2
(and (eq_attr "cpu" "24kx")
(eq_attr "type" "xfer"))
"r24kx_fpu_iss")
;; --------------------------------------------------------------
;; Bypass to Consumer
;; --------------------------------------------------------------
;; r24kx_fcvt_f2i->l/s base : 6 cycles
;; r24kx_fcvt_f2i->prefetch : 6 cycles
(define_bypass 6 "r24kx_fcvt_f2i" "r24k_int_load")
(define_bypass 6 "r24kx_fcvt_f2i" "r24k_int_store" "!store_data_bypass_p")
(define_bypass 6 "r24kx_fcvt_f2i" "r24k_int_prefetch")
;; r24kx_fxfer->l/s base : 3 cycles
;; r24kx_fxfer->prefetch : 3 cycles
(define_bypass 3 "r24kx_fxfer" "r24k_int_load")
(define_bypass 3 "r24kx_fxfer" "r24k_int_store" "!store_data_bypass_p")
(define_bypass 3 "r24kx_fxfer" "r24k_int_prefetch")

4
gcc/config/mips/mips.c
View File

@ -699,6 +699,10 @@ const struct mips_cpu_info mips_cpu_info_table[] = {
/* MIPS32 Release 2 */
{ "m4k", PROCESSOR_M4K, 33 },
{ "24k", PROCESSOR_24K, 33 },
{ "24kc", PROCESSOR_24K, 33 }, /* 24K no FPU */
{ "24kf", PROCESSOR_24K, 33 }, /* 24K 1:2 FPU */
{ "24kx", PROCESSOR_24KX, 33 }, /* 24K 1:1 FPU */
/* MIPS64 */
{ "5kc", PROCESSOR_5KC, 64 },

2
gcc/config/mips/mips.h
View File

@ -36,6 +36,8 @@ enum processor_type {
PROCESSOR_4KC,
PROCESSOR_5KC,
PROCESSOR_20KC,
PROCESSOR_24K,
PROCESSOR_24KX,
PROCESSOR_M4K,
PROCESSOR_R3000,
PROCESSOR_R3900,

30
gcc/config/mips/mips.md
View File

@ -157,6 +157,17 @@
(define_attr "mode" "unknown,none,QI,HI,SI,DI,SF,DF,FPSW"
(const_string "unknown"))
;; Mode for conversion types (fcvt)
;; I2S integer to float single (SI/DI to SF)
;; I2D integer to float double (SI/DI to DF)
;; S2I float to integer (SF to SI/DI)
;; D2I float to integer (DF to SI/DI)
;; D2S double to float single
;; S2D float single to double
(define_attr "cnv_mode" "unknown,I2S,I2D,S2I,D2I,D2S,S2D"
(const_string "unknown"))
;; Is this an extended instruction in mips16 mode?
(define_attr "extended_mips16" "no,yes"
(const_string "no"))
@ -254,7 +265,7 @@
;; Attribute describing the processor. This attribute must match exactly
;; with the processor_type enumeration in mips.h.
(define_attr "cpu"
"default,4kc,5kc,20kc,m4k,r3000,r3900,r6000,r4000,r4100,r4111,r4120,r4130,r4300,r4600,r4650,r5000,r5400,r5500,r7000,r8000,r9000,sb1,sr71000"
"default,4kc,5kc,20kc,24k,24kx,m4k,r3000,r3900,r6000,r4000,r4100,r4111,r4120,r4130,r4300,r4600,r4650,r5000,r5400,r5500,r7000,r8000,r9000,sb1,sr71000"
(const (symbol_ref "mips_tune")))
;; The type of hardware hazard associated with this instruction.
@ -488,6 +499,7 @@
(define_cpu_unit "alu" "alu")
(define_cpu_unit "imuldiv" "imuldiv")
(include "24k.md")
(include "3000.md")
(include "4000.md")
(include "4100.md")
@ -2140,6 +2152,7 @@ beq\t%2,%.,1b\;\
"TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT"
"cvt.s.d\t%0,%1"
[(set_attr "type" "fcvt")
(set_attr "cnv_mode" "D2S")
(set_attr "mode" "SF")])
;; Integer truncation patterns. Truncating SImode values to smaller
@ -2454,6 +2467,7 @@ beq\t%2,%.,1b\;\
"TARGET_HARD_FLOAT && TARGET_DOUBLE_FLOAT"
"cvt.d.s\t%0,%1"
[(set_attr "type" "fcvt")
(set_attr "cnv_mode" "S2D")
(set_attr "mode" "DF")])
;;
@ -2482,6 +2496,7 @@ beq\t%2,%.,1b\;\
"trunc.w.d %0,%1"
[(set_attr "type" "fcvt")
(set_attr "mode" "DF")
(set_attr "cnv_mode" "D2I")
(set_attr "length" "4")])
(define_insn "fix_truncdfsi2_macro"
@ -2497,6 +2512,7 @@ beq\t%2,%.,1b\;\
}
[(set_attr "type" "fcvt")
(set_attr "mode" "DF")
(set_attr "cnv_mode" "D2I")
(set_attr "length" "36")])
(define_expand "fix_truncsfsi2"
@ -2517,7 +2533,8 @@ beq\t%2,%.,1b\;\
"TARGET_HARD_FLOAT && ISA_HAS_TRUNC_W"
"trunc.w.s %0,%1"
[(set_attr "type" "fcvt")
(set_attr "mode" "DF")
(set_attr "mode" "SF")
(set_attr "cnv_mode" "S2I")
(set_attr "length" "4")])
(define_insn "fix_truncsfsi2_macro"
@ -2532,7 +2549,8 @@ beq\t%2,%.,1b\;\
return "trunc.w.s %0,%1,%2";
}
[(set_attr "type" "fcvt")
(set_attr "mode" "DF")
(set_attr "mode" "SF")
(set_attr "cnv_mode" "S2I")
(set_attr "length" "36")])
@ -2543,6 +2561,7 @@ beq\t%2,%.,1b\;\
"trunc.l.d %0,%1"
[(set_attr "type" "fcvt")
(set_attr "mode" "DF")
(set_attr "cnv_mode" "D2I")
(set_attr "length" "4")])
@ -2553,6 +2572,7 @@ beq\t%2,%.,1b\;\
"trunc.l.s %0,%1"
[(set_attr "type" "fcvt")
(set_attr "mode" "SF")
(set_attr "cnv_mode" "S2I")
(set_attr "length" "4")])
@ -2563,6 +2583,7 @@ beq\t%2,%.,1b\;\
"cvt.d.w\t%0,%1"
[(set_attr "type" "fcvt")
(set_attr "mode" "DF")
(set_attr "cnv_mode" "I2D")
(set_attr "length" "4")])
@ -2573,6 +2594,7 @@ beq\t%2,%.,1b\;\
"cvt.d.l\t%0,%1"
[(set_attr "type" "fcvt")
(set_attr "mode" "DF")
(set_attr "cnv_mode" "I2D")
(set_attr "length" "4")])
@ -2583,6 +2605,7 @@ beq\t%2,%.,1b\;\
"cvt.s.w\t%0,%1"
[(set_attr "type" "fcvt")
(set_attr "mode" "SF")
(set_attr "cnv_mode" "I2S")
(set_attr "length" "4")])
@ -2593,6 +2616,7 @@ beq\t%2,%.,1b\;\
"cvt.s.l\t%0,%1"
[(set_attr "type" "fcvt")
(set_attr "mode" "SF")
(set_attr "cnv_mode" "I2S")
(set_attr "length" "4")])