tilegx.md (insn_v1mulu): Fix constraints on input operands.
* config/tilegx/tilegx.md (insn_v1mulu): Fix constraints on input operands. (insn_v1mulus): Ditto. (insn_v2muls): Ditto. From-SVN: r197138
This commit is contained in:
parent
f54ea5dd2e
commit
9332b0d294
|
@ -1,3 +1,10 @@
|
||||||
|
2013-03-27 Walter Lee <walt@tilera.com>
|
||||||
|
|
||||||
|
* config/tilegx/tilegx.md (insn_v1mulu): Fix constraints on
|
||||||
|
input operands.
|
||||||
|
(insn_v1mulus): Ditto.
|
||||||
|
(insn_v2muls): Ditto.
|
||||||
|
|
||||||
2013-03-27 Walter Lee <walt@tilera.com>
|
2013-03-27 Walter Lee <walt@tilera.com>
|
||||||
|
|
||||||
* config/tilegx/tilegx.h (ASM_OUTPUT_ADDR_VEC_ELT): Delete
|
* config/tilegx/tilegx.h (ASM_OUTPUT_ADDR_VEC_ELT): Delete
|
||||||
|
|
|
@ -4762,8 +4762,8 @@
|
||||||
|
|
||||||
(define_expand "insn_v1mulu"
|
(define_expand "insn_v1mulu"
|
||||||
[(match_operand:DI 0 "register_operand" "")
|
[(match_operand:DI 0 "register_operand" "")
|
||||||
(match_operand:DI 1 "reg_or_0_operand" "")
|
(match_operand:DI 1 "register_operand" "")
|
||||||
(match_operand:DI 2 "reg_or_0_operand" "")]
|
(match_operand:DI 2 "register_operand" "")]
|
||||||
""
|
""
|
||||||
{
|
{
|
||||||
tilegx_expand_builtin_vector_binop (gen_vec_widen_umult_lo_v8qi, V4HImode,
|
tilegx_expand_builtin_vector_binop (gen_vec_widen_umult_lo_v8qi, V4HImode,
|
||||||
|
@ -4792,8 +4792,8 @@
|
||||||
|
|
||||||
(define_expand "insn_v1mulus"
|
(define_expand "insn_v1mulus"
|
||||||
[(match_operand:DI 0 "register_operand" "")
|
[(match_operand:DI 0 "register_operand" "")
|
||||||
(match_operand:DI 1 "reg_or_0_operand" "")
|
(match_operand:DI 1 "register_operand" "")
|
||||||
(match_operand:DI 2 "reg_or_0_operand" "")]
|
(match_operand:DI 2 "register_operand" "")]
|
||||||
""
|
""
|
||||||
{
|
{
|
||||||
tilegx_expand_builtin_vector_binop (gen_vec_widen_usmult_lo_v8qi, V4HImode,
|
tilegx_expand_builtin_vector_binop (gen_vec_widen_usmult_lo_v8qi, V4HImode,
|
||||||
|
@ -4820,8 +4820,8 @@
|
||||||
|
|
||||||
(define_expand "insn_v2muls"
|
(define_expand "insn_v2muls"
|
||||||
[(match_operand:DI 0 "register_operand" "")
|
[(match_operand:DI 0 "register_operand" "")
|
||||||
(match_operand:DI 1 "reg_or_0_operand" "")
|
(match_operand:DI 1 "register_operand" "")
|
||||||
(match_operand:DI 2 "reg_or_0_operand" "")]
|
(match_operand:DI 2 "register_operand" "")]
|
||||||
""
|
""
|
||||||
{
|
{
|
||||||
tilegx_expand_builtin_vector_binop (gen_vec_widen_smult_lo_v4qi, V2SImode,
|
tilegx_expand_builtin_vector_binop (gen_vec_widen_smult_lo_v4qi, V2SImode,
|
||||||
|
|
Loading…
Reference in New Issue