OpenE2K/gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

re PR target/41082 (FAIL: gfortran.fortran-torture/execute/where_2.f90 execution, -O3)

Browse Source 
PR target/41082
	* config/rs6000/rs6000.c (rs6000_expand_vector_extract): Use stvx
	instead of stve*x.
	(altivec_expand_stv_builtin): For op0 use mode of operand 1 instead
	of operand 0.
	* config/rs6000/altivec.md (VI_scalar): New mode attr.
	(altivec_stve<VI_char>x, *altivec_stvesfx): Use scalar instead of
	vector mode for operand 0, put operand 1 into UNSPEC.

From-SVN: r167629
This commit is contained in:
Jakub Jelinek 2010-12-09 09:33:45 +01:00 committed by Jakub Jelinek
parent 74e3207697
commit 99eeedc435
3 changed files with 24 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
gcc/ChangeLog
View File

@ -1,3 +1,14 @@
2010-12-09 Jakub Jelinek <jakub@redhat.com>
PR target/41082
* config/rs6000/rs6000.c (rs6000_expand_vector_extract): Use stvx
instead of stve*x.
(altivec_expand_stv_builtin): For op0 use mode of operand 1 instead
of operand 0.
* config/rs6000/altivec.md (VI_scalar): New mode attr.
(altivec_stve<VI_char>x, *altivec_stvesfx): Use scalar instead of
vector mode for operand 0, put operand 1 into UNSPEC.
2010-12-09 Yao Qi <yao@codesourcery.com> 2010-12-09 Yao Qi <yao@codesourcery.com>
* config/arm/arm.c (arm_preferred_rename_class): Implement targethook * config/arm/arm.c (arm_preferred_rename_class): Implement targethook

13
gcc/config/rs6000/altivec.md
View File

@ -169,6 +169,7 @@
(define_mode_iterator VM2 [V4SI V8HI V16QI V4SF V2DF V2DI]) (define_mode_iterator VM2 [V4SI V8HI V16QI V4SF V2DF V2DI])
(define_mode_attr VI_char [(V4SI "w") (V8HI "h") (V16QI "b")]) (define_mode_attr VI_char [(V4SI "w") (V8HI "h") (V16QI "b")])
(define_mode_attr VI_scalar [(V4SI "SI") (V8HI "HI") (V16QI "QI")])
;; Vector move instructions. ;; Vector move instructions.
(define_insn "*altivec_mov<mode>" (define_insn "*altivec_mov<mode>"
@ -1775,19 +1776,15 @@
[(set_attr "type" "vecstore")]) [(set_attr "type" "vecstore")])
(define_insn "altivec_stve<VI_char>x" (define_insn "altivec_stve<VI_char>x"
[(parallel [(set (match_operand:<VI_scalar> 0 "memory_operand" "=Z")
[(set (match_operand:VI 0 "memory_operand" "=Z") (unspec:<VI_scalar> [(match_operand:VI 1 "register_operand" "v")] UNSPEC_STVE))]
(match_operand:VI 1 "register_operand" "v"))
(unspec [(const_int 0)] UNSPEC_STVE)])]
"TARGET_ALTIVEC" "TARGET_ALTIVEC"
"stve<VI_char>x %1,%y0" "stve<VI_char>x %1,%y0"
[(set_attr "type" "vecstore")]) [(set_attr "type" "vecstore")])
(define_insn "*altivec_stvesfx" (define_insn "*altivec_stvesfx"
[(parallel [(set (match_operand:SF 0 "memory_operand" "=Z")
[(set (match_operand:V4SF 0 "memory_operand" "=Z") (unspec:SF [(match_operand:V4SF 1 "register_operand" "v")] UNSPEC_STVE))]
(match_operand:V4SF 1 "register_operand" "v"))
(unspec [(const_int 0)] UNSPEC_STVE)])]
"TARGET_ALTIVEC" "TARGET_ALTIVEC"
"stvewx %1,%y0" "stvewx %1,%y0"
[(set_attr "type" "vecstore")]) [(set_attr "type" "vecstore")])

21
gcc/config/rs6000/rs6000.c
View File

@ -5436,7 +5436,7 @@ rs6000_expand_vector_extract (rtx target, rtx vec, int elt)
{ {
enum machine_mode mode = GET_MODE (vec); enum machine_mode mode = GET_MODE (vec);
enum machine_mode inner_mode = GET_MODE_INNER (mode); enum machine_mode inner_mode = GET_MODE_INNER (mode);
rtx mem, x; rtx mem;
if (VECTOR_MEM_VSX_P (mode) && (mode == V2DFmode || mode == V2DImode)) if (VECTOR_MEM_VSX_P (mode) && (mode == V2DFmode || mode == V2DImode))
{ {
@ -5449,17 +5449,11 @@ rs6000_expand_vector_extract (rtx target, rtx vec, int elt)
/* Allocate mode-sized buffer. */ /* Allocate mode-sized buffer. */
mem = assign_stack_temp (mode, GET_MODE_SIZE (mode), 0); mem = assign_stack_temp (mode, GET_MODE_SIZE (mode), 0);
/* Add offset to field within buffer matching vector element. */ emit_move_insn (mem, vec);
mem = adjust_address_nv (mem, mode, elt * GET_MODE_SIZE (inner_mode));
/* Add offset to field within buffer matching vector element. */
mem = adjust_address_nv (mem, inner_mode, elt * GET_MODE_SIZE (inner_mode));
/* Store single field into mode-sized buffer. */
x = gen_rtx_UNSPEC (VOIDmode,
gen_rtvec (1, const0_rtx), UNSPEC_STVE);
emit_insn (gen_rtx_PARALLEL (VOIDmode,
gen_rtvec (2,
gen_rtx_SET (VOIDmode,
mem, vec),
x)));
emit_move_insn (target, adjust_address_nv (mem, inner_mode, 0)); emit_move_insn (target, adjust_address_nv (mem, inner_mode, 0));
} }
@ -11114,6 +11108,7 @@ altivec_expand_stv_builtin (enum insn_code icode, tree exp)
rtx op2 = expand_normal (arg2); rtx op2 = expand_normal (arg2);
rtx pat, addr; rtx pat, addr;
enum machine_mode tmode = insn_data[icode].operand[0].mode; enum machine_mode tmode = insn_data[icode].operand[0].mode;
enum machine_mode smode = insn_data[icode].operand[1].mode;
enum machine_mode mode1 = Pmode; enum machine_mode mode1 = Pmode;
enum machine_mode mode2 = Pmode; enum machine_mode mode2 = Pmode;
@ -11123,8 +11118,8 @@ altivec_expand_stv_builtin (enum insn_code icode, tree exp)
|| arg2 == error_mark_node) || arg2 == error_mark_node)
return const0_rtx; return const0_rtx;
if (! (*insn_data[icode].operand[1].predicate) (op0, tmode)) if (! (*insn_data[icode].operand[1].predicate) (op0, smode))
op0 = copy_to_mode_reg (tmode, op0); op0 = copy_to_mode_reg (smode, op0);
op2 = copy_to_mode_reg (mode2, op2); op2 = copy_to_mode_reg (mode2, op2);