arm.md (negdi2): Remove redundant code to force values into a register.
* arm.md (negdi2): Remove redundant code to force values into a register. From-SVN: r158472
This commit is contained in:
parent
6f0668cf3c
commit
9e315505df
|
@ -1,3 +1,8 @@
|
|||
2010-04-17 Richard Earnshaw <rearnsha@arm.com>
|
||||
|
||||
* arm.md (negdi2): Remove redundant code to force values into a
|
||||
register.
|
||||
|
||||
2010-04-17 Richard Earnshaw <rearnsha@arm.com>
|
||||
|
||||
* arm/bpabi.S: Add EABI alignment attributes to objects.
|
||||
|
|
|
@ -3533,17 +3533,11 @@
|
|||
|
||||
(define_expand "negdi2"
|
||||
[(parallel
|
||||
[(set (match_operand:DI 0 "s_register_operand" "")
|
||||
(neg:DI (match_operand:DI 1 "s_register_operand" "")))
|
||||
[(set (match_operand:DI 0 "s_register_operand" "")
|
||||
(neg:DI (match_operand:DI 1 "s_register_operand" "")))
|
||||
(clobber (reg:CC CC_REGNUM))])]
|
||||
"TARGET_EITHER"
|
||||
"
|
||||
if (TARGET_THUMB1)
|
||||
{
|
||||
if (GET_CODE (operands[1]) != REG)
|
||||
operands[1] = force_reg (DImode, operands[1]);
|
||||
}
|
||||
"
|
||||
""
|
||||
)
|
||||
|
||||
;; The constraints here are to prevent a *partial* overlap (where %Q0 == %R1).
|
||||
|
@ -3559,8 +3553,8 @@
|
|||
)
|
||||
|
||||
(define_insn "*thumb1_negdi2"
|
||||
[(set (match_operand:DI 0 "register_operand" "=&l")
|
||||
(neg:DI (match_operand:DI 1 "register_operand" "l")))
|
||||
[(set (match_operand:DI 0 "register_operand" "=&l")
|
||||
(neg:DI (match_operand:DI 1 "register_operand" "l")))
|
||||
(clobber (reg:CC CC_REGNUM))]
|
||||
"TARGET_THUMB1"
|
||||
"mov\\t%R0, #0\;neg\\t%Q0, %Q1\;sbc\\t%R0, %R1"
|
||||
|
|
Loading…
Reference in New Issue