[AArch64] GNU-Stylize some un-formatted code.

From-SVN: r212943
This commit is contained in:
Jiong Wang 2014-07-23 15:55:33 +00:00 committed by Marcus Shawcroft
parent 0f8f303baf
commit a007a21c4a
2 changed files with 33 additions and 23 deletions

View File

@ -1,3 +1,9 @@
2014-07-23 Jiong Wang <jiong.wang@arm.com>
* config/aarch64/aarch64.c (aarch64_expand_prologue)
(aarch64_save_or_restore_fprs)
(aarch64_save_or_restore_callee_save_registers): GNU-Stylize code.
2014-07-23 Sebastian Huber <sebastian.huber@embedded-brains.de>
* config/arm/t-rtems-eabi: Add

View File

@ -1918,7 +1918,7 @@ aarch64_save_or_restore_fprs (int start_offset, int increment,
unsigned regno2;
rtx insn;
rtx (*gen_mem_ref) (enum machine_mode, rtx)
= (frame_pointer_needed)? gen_frame_mem : gen_rtx_MEM;
= frame_pointer_needed ? gen_frame_mem : gen_rtx_MEM;
for (regno = V0_REGNUM; regno <= V31_REGNUM; regno++)
{
@ -1938,8 +1938,8 @@ aarch64_save_or_restore_fprs (int start_offset, int increment,
/* Empty loop. */
}
if (regno2 <= V31_REGNUM &&
aarch64_register_saved_on_entry (regno2))
if (regno2 <= V31_REGNUM
&& aarch64_register_saved_on_entry (regno2))
{
rtx mem2;
@ -2004,8 +2004,9 @@ aarch64_save_or_restore_callee_save_registers (HOST_WIDE_INT offset,
rtx base_rtx = stack_pointer_rtx;
HOST_WIDE_INT start_offset = offset;
HOST_WIDE_INT increment = UNITS_PER_WORD;
rtx (*gen_mem_ref)(enum machine_mode, rtx) = (frame_pointer_needed)? gen_frame_mem : gen_rtx_MEM;
unsigned limit = (frame_pointer_needed)? R28_REGNUM: R30_REGNUM;
rtx (*gen_mem_ref) (enum machine_mode, rtx) = (frame_pointer_needed
? gen_frame_mem : gen_rtx_MEM);
unsigned limit = frame_pointer_needed ? R28_REGNUM : R30_REGNUM;
unsigned regno;
unsigned regno2;
@ -2026,8 +2027,8 @@ aarch64_save_or_restore_callee_save_registers (HOST_WIDE_INT offset,
{
/* Empty loop. */
}
if (regno2 <= limit &&
aarch64_register_saved_on_entry (regno2))
if (regno2 <= limit
&& aarch64_register_saved_on_entry (regno2))
{
rtx mem2;
@ -2050,8 +2051,10 @@ aarch64_save_or_restore_callee_save_registers (HOST_WIDE_INT offset,
(gen_load_pairdi (gen_rtx_REG (DImode, regno), mem,
gen_rtx_REG (DImode, regno2), mem2));
add_reg_note (insn, REG_CFA_RESTORE, gen_rtx_REG (DImode, regno));
add_reg_note (insn, REG_CFA_RESTORE, gen_rtx_REG (DImode, regno2));
add_reg_note (insn, REG_CFA_RESTORE,
gen_rtx_REG (DImode, regno));
add_reg_note (insn, REG_CFA_RESTORE,
gen_rtx_REG (DImode, regno2));
}
/* The first part of a frame-related parallel insn is
@ -2069,7 +2072,8 @@ aarch64_save_or_restore_callee_save_registers (HOST_WIDE_INT offset,
else
{
insn = emit_move_insn (gen_rtx_REG (DImode, regno), mem);
add_reg_note (insn, REG_CFA_RESTORE, gen_rtx_REG (DImode, regno));
add_reg_note (insn, REG_CFA_RESTORE,
gen_rtx_REG (DImode, regno));
}
start_offset += increment;
}