OpenE2K/gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

re PR target/81151 (-Wmaybe-uninitialized in insn-emit.c)

Browse Source 
PR target/81151
	* config/i386/sse.md (round<mode>2): Renumber match_dup and
	operands indexes to avoid gap between operands and match_dups.

From-SVN: r249469
This commit is contained in:
Jakub Jelinek 2017-06-21 22:02:00 +02:00 committed by Jakub Jelinek
parent 5e88d2d08d
commit ac135a731d
2 changed files with 13 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
gcc/ChangeLog
View File

@ -1,3 +1,9 @@
2017-06-21 Jakub Jelinek <jakub@redhat.com>
PR target/81151
* config/i386/sse.md (round<mode>2): Renumber match_dup and
operands indexes to avoid gap between operands and match_dups.
2017-06-21 Andrew Pinski <apinski@cavium.com> 2017-06-21 Andrew Pinski <apinski@cavium.com>
* config/aarch64/aarch64-cost-tables.h (thunderx_extra_costs): * config/aarch64/aarch64-cost-tables.h (thunderx_extra_costs):

14
gcc/config/i386/sse.md
View File

@ -15638,13 +15638,13 @@
(set_attr "mode" "<MODE>")]) (set_attr "mode" "<MODE>")])
(define_expand "round<mode>2" (define_expand "round<mode>2"
[(set (match_dup 4) [(set (match_dup 3)
(plus:VF (plus:VF
(match_operand:VF 1 "register_operand") (match_operand:VF 1 "register_operand")
(match_dup 3))) (match_dup 2)))
(set (match_operand:VF 0 "register_operand") (set (match_operand:VF 0 "register_operand")
(unspec:VF (unspec:VF
[(match_dup 4) (match_dup 5)] [(match_dup 3) (match_dup 4)]
UNSPEC_ROUND))] UNSPEC_ROUND))]
"TARGET_ROUND && !flag_trapping_math" "TARGET_ROUND && !flag_trapping_math"
{ {
@ -15664,11 +15664,11 @@
vec_half = ix86_build_const_vector (<MODE>mode, true, half); vec_half = ix86_build_const_vector (<MODE>mode, true, half);
vec_half = force_reg (<MODE>mode, vec_half); vec_half = force_reg (<MODE>mode, vec_half);
operands[3] = gen_reg_rtx (<MODE>mode); operands[2] = gen_reg_rtx (<MODE>mode);
emit_insn (gen_copysign<mode>3 (operands[3], vec_half, operands[1])); emit_insn (gen_copysign<mode>3 (operands[2], vec_half, operands[1]));
operands[4] = gen_reg_rtx (<MODE>mode); operands[3] = gen_reg_rtx (<MODE>mode);
operands[5] = GEN_INT (ROUND_TRUNC); operands[4] = GEN_INT (ROUND_TRUNC);
}) })
(define_expand "round<mode>2_sfix" (define_expand "round<mode>2_sfix"