OpenE2K
/
gcc
2
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

re PR target/59401 ([SH] GBR addressing mode optimization produces wrong code) 

gcc/
	PR target/59401
	* config/sh/sh.h (CALL_REALLY_USED_REGISTERS): Expand macro and set
	GBR to 0.

From-SVN: r216314
This commit is contained in:
Oleg Endo 2014-10-16 12:21:29 +00:00
parent 6c0975accd
commit b7359edc20
2 changed files with 42 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
gcc/ChangeLog
View File

@ -1,3 +1,9 @@
2014-10-16 Oleg Endo <olegendo@gcc.gnu.org>
PR target/59401
* config/sh/sh.h (CALL_REALLY_USED_REGISTERS): Expand macro and set
GBR to 0.
2014-10-16 Alexander Ivchenko <alexander.ivchenko@intel.com> 2014-10-16 Alexander Ivchenko <alexander.ivchenko@intel.com>
Maxim Kuznetsov <maxim.kuznetsov@intel.com> Maxim Kuznetsov <maxim.kuznetsov@intel.com>
Anna Tikhonova <anna.tikhonova@intel.com> Anna Tikhonova <anna.tikhonova@intel.com>

39
gcc/config/sh/sh.h
View File

@ -821,9 +821,42 @@ extern char sh_additional_register_names[ADDREGNAMES_SIZE] \
1, 1, 1, 1, \ 1, 1, 1, 1, \
} }
/* TARGET_CONDITIONAL_REGISTER_USAGE might want to make a register /* CALL_REALLY_USED_REGISTERS is used as a default setting, which is then
call-used, yet fixed, like PIC_OFFSET_TABLE_REGNUM. */ overridden by -fcall-saved-* and -fcall-used-* options and then by
#define CALL_REALLY_USED_REGISTERS CALL_USED_REGISTERS TARGET_CONDITIONAL_REGISTER_USAGE. There we might want to make a
register call-used, yet fixed, like PIC_OFFSET_TABLE_REGNUM. */
#define CALL_REALLY_USED_REGISTERS \
{ \
/* Regular registers. */ \
1, 1, 1, 1, 1, 1, 1, 1, \
/* R8 and R9 are call-clobbered on SH5, but not on earlier SH ABIs. \
Only the lower 32bits of R10-R14 are guaranteed to be preserved \
across SH5 function calls. */ \
0, 0, 0, 0, 0, 0, 0, 1, \
1, 1, 1, 1, 1, 1, 1, 1, \
1, 1, 1, 1, 0, 0, 0, 0, \
0, 0, 0, 0, 1, 1, 1, 1, \
1, 1, 1, 1, 0, 0, 0, 0, \
0, 0, 0, 0, 0, 0, 0, 0, \
0, 0, 0, 0, 1, 1, 1, 1, \
/* FP registers. */ \
1, 1, 1, 1, 1, 1, 1, 1, \
1, 1, 1, 1, 0, 0, 0, 0, \
1, 1, 1, 1, 1, 1, 1, 1, \
1, 1, 1, 1, 1, 1, 1, 1, \
1, 1, 1, 1, 0, 0, 0, 0, \
0, 0, 0, 0, 0, 0, 0, 0, \
0, 0, 0, 0, 0, 0, 0, 0, \
0, 0, 0, 0, 0, 0, 0, 0, \
/* Branch target registers. */ \
1, 1, 1, 1, 1, 0, 0, 0, \
/* XD registers. */ \
1, 1, 1, 1, 1, 1, 0, 0, \
/*"gbr", "ap", "pr", "t", "mach", "macl", "fpul", "fpscr", */ \
0, 1, 1, 1, 1, 1, 1, 1, \
/*"rap", "sfp","fpscr0","fpscr1" */ \
1, 1, 0, 0, \
}
/* Only the lower 32-bits of R10-R14 are guaranteed to be preserved /* Only the lower 32-bits of R10-R14 are guaranteed to be preserved
across SHcompact function calls. We can't tell whether a called across SHcompact function calls. We can't tell whether a called